Home
last modified time | relevance | path

Searched refs:devhandle_t (Results 1 – 13 of 13) sorted by relevance

/illumos-gate/usr/src/uts/sun4v/io/px/
H A Dpx_lib4v.h129 extern uint64_t hvio_iommu_map(devhandle_t dev_hdl, tsbid_t tsbid,
132 extern uint64_t hvio_iommu_demap(devhandle_t dev_hdl, tsbid_t tsbid,
134 extern uint64_t hvio_iommu_getmap(devhandle_t dev_hdl, tsbid_t tsbid,
136 extern uint64_t hvio_iommu_getbypass(devhandle_t dev_hdl, r_addr_t ra,
138 extern uint64_t hvio_dma_sync(devhandle_t dev_hdl, r_addr_t ra,
145 extern uint64_t hvio_msiq_conf(devhandle_t dev_hdl, msiqid_t msiq_id,
147 extern uint64_t hvio_msiq_info(devhandle_t dev_hdl, msiqid_t msiq_id,
167 extern uint64_t hvio_msi_getmsiq(devhandle_t dev_hdl, msinum_t msi_num,
181 extern uint64_t pci_error_send(devhandle_t dev_hdl, devino_t devino,
212 extern uint64_t hvio_set_rp_mps(devhandle_t dev_hdl, pci_device_t bdf,
[all …]
H A Dpx_libhv.c48 static uint64_t hvio_rp_mps(devhandle_t dev_hdl, pci_device_t bdf, int32_t *mps,
52 hvio_get_rp_mps_cap(devhandle_t dev_hdl, pci_device_t bdf, int32_t *mps_cap) in hvio_get_rp_mps_cap()
58 hvio_set_rp_mps(devhandle_t dev_hdl, pci_device_t bdf, int32_t mps) in hvio_set_rp_mps()
64 hvio_rp_mps(devhandle_t dev_hdl, pci_device_t bdf, int32_t *mps, int op) in hvio_rp_mps()
H A Dpx_lib4v.c91 px_lib_dev_init(dev_info_t *dip, devhandle_t *dev_hdl) in px_lib_dev_init()
129 *dev_hdl = (devhandle_t)((rp->phys_addr >> 32) & DEVHDLE_MASK); in px_lib_dev_init()
650 devhandle_t hdl = DIP_TO_HANDLE(dip); /* need to cache hdl */ in px_lib_dma_sync()
/illumos-gate/usr/src/uts/sun4u/io/px/
H A Dpx_lib4u.h315 extern uint64_t hvio_intr_gettarget(devhandle_t dev_hdl, pxu_t *pxu_p,
317 extern uint64_t hvio_intr_settarget(devhandle_t dev_hdl, pxu_t *pxu_p,
323 extern uint64_t hvio_iommu_demap(devhandle_t dev_hdl, pxu_t *pxu_p,
325 extern uint64_t hvio_iommu_getmap(devhandle_t dev_hdl, pxu_t *pxu_p,
327 extern uint64_t hvio_iommu_getbypass(devhandle_t dev_hdl, pxu_t *pxu_p,
339 extern uint64_t hvio_msiq_init(devhandle_t dev_hdl, pxu_t *pxu_p);
358 extern uint64_t hvio_msi_init(devhandle_t dev_hdl, uint64_t addr32,
388 extern uint64_t hvio_suspend(devhandle_t dev_hdl, pxu_t *pxu_p);
389 extern void hvio_resume(devhandle_t dev_hdl,
391 extern uint64_t hvio_cb_suspend(devhandle_t dev_hdl, pxu_t *pxu_p);
[all …]
H A Dpx_hlib.c170 static void msiq_resume(devhandle_t dev_hdl, pxu_t *pxu_p);
2065 hvio_intr_getvalid(devhandle_t dev_hdl, sysino_t sysino, in hvio_intr_getvalid()
2084 hvio_intr_setvalid(devhandle_t dev_hdl, sysino_t sysino, in hvio_intr_setvalid()
2246 hvio_msiq_init(devhandle_t dev_hdl, pxu_t *pxu_p) in hvio_msiq_init()
2426 hvio_msi_getmsiq(devhandle_t dev_hdl, msinum_t msi_num, in hvio_msi_getmsiq()
2436 hvio_msi_setmsiq(devhandle_t dev_hdl, msinum_t msi_num, in hvio_msi_setmsiq()
2671 hvio_suspend(devhandle_t dev_hdl, pxu_t *pxu_p) in hvio_suspend()
2809 hvio_cb_suspend(devhandle_t dev_hdl, pxu_t *pxu_p) in hvio_cb_suspend()
2848 hvio_cb_resume(devhandle_t pci_dev_hdl, devhandle_t xbus_dev_hdl, in hvio_cb_resume()
2912 msiq_suspend(devhandle_t dev_hdl, pxu_t *pxu_p) in msiq_suspend()
[all …]
H A Dpx_lib4u.c179 px_lib_dev_init(dev_info_t *dip, devhandle_t *dev_hdl) in px_lib_dev_init()
280 *dev_hdl = (devhandle_t)csr_base; in px_lib_dev_init()
1323 devhandle_t dev_hdl, xbus_dev_hdl; in px_lib_suspend()
1328 dev_hdl = (devhandle_t)pxu_p->px_address[PX_REG_CSR]; in px_lib_suspend()
1329 xbus_dev_hdl = (devhandle_t)pxu_p->px_address[PX_REG_XBC]; in px_lib_suspend()
1351 devhandle_t dev_hdl, xbus_dev_hdl; in px_lib_resume()
1357 dev_hdl = (devhandle_t)pxu_p->px_address[PX_REG_CSR]; in px_lib_resume()
1358 xbus_dev_hdl = (devhandle_t)pxu_p->px_address[PX_REG_XBC]; in px_lib_resume()
/illumos-gate/usr/src/uts/sun4v/io/fpc/
H A Dfpc-impl-4v.h38 typedef uint64_t devhandle_t; typedef
42 extern int fpc_get_fire_perfreg(devhandle_t dev_hdl, int regid, uint64_t *data);
43 extern int fpc_set_fire_perfreg(devhandle_t dev_hdl, int regid, uint64_t data);
H A Dfpc-impl-4v.c122 devhandle_t dev_hdl; in fpc_platform_node_init()
152 dev_hdl = (devhandle_t)((rp->phys_addr >> 32) & DEVHDLE_MASK); in fpc_platform_node_init()
243 devhandle_t dev_hdl = (devhandle_t)handle; in fpc_hv_perfreg_io()
/illumos-gate/usr/src/uts/sun4v/sys/
H A Dpci_cfgacc_4v.h37 extern uint64_t hvio_config_get(devhandle_t, pci_device_t, pci_config_offset_t,
39 extern uint64_t hvio_config_put(devhandle_t, pci_device_t, pci_config_offset_t,
/illumos-gate/usr/src/uts/sun4/io/px/
H A Dpx_ioapi.h66 typedef uint64_t devhandle_t; typedef
H A Dpx_var.h83 devhandle_t px_dev_hdl; /* device handle */
H A Dpx_lib.h57 extern int px_lib_dev_init(dev_info_t *dip, devhandle_t *dev_hdl);
H A Dpx.c227 devhandle_t dev_hdl = 0; in px_attach()