Home
last modified time | relevance | path

Searched defs:reg (Results 1 – 25 of 494) sorted by last modified time

12345678910>>...20

/illumos-gate/usr/src/uts/intel/os/
H A Dcpuid.c3407 uint64_t reg; in cpuid_scan_security() local
7852 uint64_t reg; in post_startup_cpu_fixups() local
/illumos-gate/usr/src/uts/common/io/fibre-channel/fca/emlxs/
H A Demlxs_solaris.c1407 uint16_t reg; in emlxs_disable_pcie_ce_err() local
/illumos-gate/usr/src/uts/intel/ml/
H A Dretpoline.S35 #define RETPOLINE_MKTHUNK(reg) \ argument
52 #define RETPOLINE_MKGENERIC(reg) \ argument
69 #define RETPOLINE_MKJUMP(reg) \ argument
228 #define RETPOLINE_MKTHUNK(reg) \ argument
/illumos-gate/usr/src/uts/intel/sys/amdzen/
H A Dumc.h109 const uint32_t reg = def.srd_reg + reginst32 * stride; in amdzen_umc_smn_reg() local
H A Dccd.h108 const uint32_t reg = def.srd_reg + reginst32 * stride; in amdzen_smupwr_smn_reg() local
249 const uint32_t reg = def.srd_reg + reginst32 * stride; in amdzen_l3soc_smn_reg() local
367 const uint32_t reg = def.srd_reg + reginst32 * stride; in amdzen_scfctp_smn_reg() local
H A Dsmn.h381 SMN_REG_SIZE_IS_VALID(const smn_reg_t reg) in SMN_REG_SIZE_IS_VALID()
391 SMN_REG_IS_NATURALLY_ALIGNED(const smn_reg_t reg) in SMN_REG_IS_NATURALLY_ALIGNED()
406 SMN_REG_ADDR_BASE(const smn_reg_t reg) in SMN_REG_ADDR_BASE()
417 SMN_REG_ADDR_OFF(const smn_reg_t reg) in SMN_REG_ADDR_OFF()
/illumos-gate/usr/src/uts/intel/io/amdzen/
H A Damdzen.c239 amdzen_stub_get8(amdzen_stub_t *stub, off_t reg) in amdzen_stub_get8()
245 amdzen_stub_get16(amdzen_stub_t *stub, off_t reg) in amdzen_stub_get16()
251 amdzen_stub_get32(amdzen_stub_t *stub, off_t reg) in amdzen_stub_get32()
257 amdzen_stub_get64(amdzen_stub_t *stub, off_t reg) in amdzen_stub_get64()
263 amdzen_stub_put8(amdzen_stub_t *stub, off_t reg, uint8_t val) in amdzen_stub_put8()
269 amdzen_stub_put16(amdzen_stub_t *stub, off_t reg, uint16_t val) in amdzen_stub_put16()
1351 smn_reg_t reg; in amdzen_ccd_thread_en() local
1365 smn_reg_t reg; in amdzen_ccd_core_en() local
1383 smn_reg_t reg = L3SOC_THREAD_CFG(ccdno); in amdzen_ccd_info() local
1389 smn_reg_t reg = SMUPWR_THREAD_CFG(ccdno); in amdzen_ccd_info() local
[all …]
H A Dzen_umc.c1947 smn_reg_t reg; in zen_umc_fill_dimm_common() local
2028 smn_reg_t reg; in zen_umc_fill_chan_dimm_ddr4() local
2234 smn_reg_t reg; in zen_umc_fill_chan_rank_ddr5() local
2524 const uint32_t reg = chan->chan_dramcfg_raw[mstate]; in zen_umc_fill_chan_hyb_lpddr5() local
2621 smn_reg_t reg; in zen_umc_fill_chan_hash() local
2782 smn_reg_t reg; in zen_umc_fill_chan() local
/illumos-gate/usr/src/uts/intel/io/vmm/
H A Dvmm_sol_dev.c3281 hma_reg_t *reg = NULL; in vmm_attach() local
H A Dvmm.c1182 vm_get_register(struct vm *vm, int vcpuid, int reg, uint64_t *retval) in vm_get_register()
1201 vm_set_register(struct vm *vm, int vcpuid, int reg, uint64_t val) in vm_set_register()
1230 is_descriptor_table(int reg) in is_descriptor_table()
1242 is_segment_register(int reg) in is_segment_register()
1260 vm_get_seg_desc(struct vm *vm, int vcpu, int reg, struct seg_desc *desc) in vm_get_seg_desc()
1273 vm_set_seg_desc(struct vm *vm, int vcpu, int reg, const struct seg_desc *desc) in vm_set_seg_desc()
/illumos-gate/usr/src/uts/i86pc/ml/
H A Dsyscall_asm_amd64.S315 #define ASSERT_CR0TS_ZERO(reg) \ argument
328 #define ASSERT_CR0TS_ZERO(reg) argument
/illumos-gate/usr/src/uts/common/io/nvme/
H A Dnvme.c1038 nvme_put64(nvme_t *nvme, uintptr_t reg, uint64_t val) in nvme_put64()
1047 nvme_put32(nvme_t *nvme, uintptr_t reg, uint32_t val) in nvme_put32()
1056 nvme_get64(nvme_t *nvme, uintptr_t reg) in nvme_get64()
1069 nvme_get32(nvme_t *nvme, uintptr_t reg) in nvme_get32()
/illumos-gate/usr/src/uts/common/io/igc/
H A Digc_stat.c36 igc_stats_update_u64(igc_t *igc, kstat_named_t *ks, uint32_t reg) in igc_stats_update_u64()
H A Digc_gld.c460 uint32_t reg; in igc_m_setpromisc() local
H A Digc_osdep.c44 IGC_READ_REG(struct igc_hw *hw, uint32_t reg) in IGC_READ_REG()
52 IGC_WRITE_REG(struct igc_hw *hw, uint32_t reg, uint32_t val) in IGC_WRITE_REG()
60 IGC_WRITE_REG_ARRAY(struct igc_hw *hw, uint32_t reg, uint32_t offset, in IGC_WRITE_REG_ARRAY()
H A Digc.c513 igc_read32(igc_t *igc, uint32_t reg) in igc_read32()
522 igc_write32(igc_t *igc, uint32_t reg, uint32_t val) in igc_write32()
1090 igc_led_get_mode(uint32_t led, uint32_t reg) in igc_led_get_mode()
1097 igc_led_set_mode(uint32_t led, uint32_t reg, i225_led_mode_t mode) in igc_led_set_mode()
1104 igc_led_get_ivrt(uint32_t led, uint32_t reg) in igc_led_get_ivrt()
1111 igc_led_set_blink(uint32_t led, uint32_t reg, bool en) in igc_led_set_blink()
1174 const uint32_t reg = IGC_IVAR0 + ivarno * 4; in igc_write_ivar() local
/illumos-gate/usr/src/uts/common/io/igc/core/
H A Digc_i225.c862 u32 i, reg; in igc_pool_flash_update_done_i225() local
H A Digc_nvm.c197 u32 i, reg = 0; in igc_poll_eerd_eewr_done() local
H A Digc_defines.h1155 #define GG82563_REG(page, reg) \ argument
/illumos-gate/usr/src/uts/common/io/e1000api/
H A De1000_ich8lan.c1038 u16 reg; in e1000_k1_workaround_lpt_lp() local
1144 u32 reg = link << (E1000_LTRV_REQ_SHIFT + E1000_LTRV_NOSNOOP_SHIFT) | in e1000_platform_pm_pch_lpt() local
2519 u32 reg = 0; in e1000_configure_k1_ich8lan() local
3121 u16 reg; in e1000_post_phy_reset_ich8lan() local
5006 u32 ctrl, reg; in e1000_reset_hw_ich8lan() local
5210 u32 reg; in e1000_initialize_hw_bits_ich8lan() local
5592 u32 reg; in e1000_igp3_phy_powerdown_workaround_ich8lan() local
H A De1000_api.c1392 s32 e1000_write_8bit_ctrl_reg(struct e1000_hw *hw, u32 reg, u32 offset, in e1000_write_8bit_ctrl_reg()
/illumos-gate/usr/src/common/dis/i386/
H A Ddis_tables.c3230 dtrace_get_modrm(dis86_t *x, uint_t *mode, uint_t *reg, uint_t *r_m) in dtrace_get_modrm()
3245 dtrace_rex_adjust(uint_t rex_prefix, uint_t mode, uint_t *reg, uint_t *r_m) in dtrace_rex_adjust()
3264 dtrace_vex_adjust(uint_t vex_byte1, uint_t mode, uint_t *reg, uint_t *r_m) in dtrace_vex_adjust()
3332 dtrace_evex_adjust_reg(uint_t evex_byte1, uint_t *reg) in dtrace_evex_adjust_reg()
4003 #define STANDARD_MODRM(x, mode, reg, r_m, rex_prefix, wbit, vbit) { \ argument
4016 #define MIXED_MM(x, mode, reg, r_m, rex_prefix, wbit, w2, vbit) { \ argument
4029 #define THREEOPERAND(x, mode, reg, r_m, rex_prefix, wbit, w2, immsize, vbit) { \ argument
4040 #define FOUROPERAND(x, mode, reg, r_m, rex_prefix, wbit, w2, immsize) { \ argument
4052 #define ONEOPERAND_TWOIMM(x, mode, reg, r_m, rex_prefix, wbit, immsize) { \ argument
4087 uint_t reg; /* reg value from ModRM byte */ in dtrace_disx86() local
/illumos-gate/usr/src/cmd/ptools/pstack/
H A Dpstack.c679 print_syscall(const lwpstatus_t *psp, prgregset_t reg) in print_syscall()
696 prgregset_t reg; in call_stack() local
/illumos-gate/usr/src/cmd/mdb/intel/mdb/
H A Dmdb_bhyve.c1372 int reg = bhyve_lookup_reg(tgt, rname); in bhyve_getareg() local
1393 int reg = bhyve_lookup_reg(tgt, rname); in bhyve_putareg() local
/illumos-gate/usr/src/boot/efi/include/Protocol/
H A DPciRootBridgeIo.h102 #define EFI_PCI_ADDRESS(bus, dev, func, reg) \ argument

12345678910>>...20