Home
last modified time | relevance | path

Searched refs:en_nic_cfg (Results 1 – 25 of 28) sorted by relevance

12

/illumos-gate/usr/src/uts/common/io/sfxge/common/
H A Def10_vpd.c55 if (enp->en_nic_cfg.enc_vpd_is_global) { in ef10_vpd_init()
58 pci_pf = enp->en_nic_cfg.enc_pf; in ef10_vpd_init()
144 if (enp->en_nic_cfg.enc_vpd_is_global) { in ef10_vpd_read()
147 pci_pf = enp->en_nic_cfg.enc_pf; in ef10_vpd_read()
413 if (enp->en_nic_cfg.enc_vpd_is_global) { in ef10_vpd_write()
416 pci_pf = enp->en_nic_cfg.enc_pf; in ef10_vpd_write()
H A Defx_mon.c51 efx_nic_cfg_t *encp = &(enp->en_nic_cfg); in efx_mon_name()
75 efx_nic_cfg_t *encp = &(enp->en_nic_cfg); in efx_mon_init()
H A Def10_intr.c85 if (level >= enp->en_nic_cfg.enc_intr_limit) { in efx_mcdi_trigger_interrupt()
122 efx_nic_cfg_t *encp = &(enp->en_nic_cfg); in ef10_intr_trigger()
H A Dsiena_nic.c82 efx_nic_cfg_t *encp = &(enp->en_nic_cfg); in siena_board_cfg()
164 efx_nic_cfg_t *encp = &(enp->en_nic_cfg); in siena_phy_cfg()
190 efx_nic_cfg_t *encp = &(enp->en_nic_cfg); in siena_nic_probe()
398 enp->en_nic_cfg.enc_mcdi_max_payload_length = MCDI_CTL_SDU_LEN_MAX_V1; in siena_nic_init()
H A Dmcdi_mon.c261 efx_nic_cfg_t *encp = &(enp->en_nic_cfg); in mcdi_mon_ev()
445 efx_nic_cfg_t *encp = &(enp->en_nic_cfg); in mcdi_mon_stats_update()
471 efx_nic_cfg_t *encp = &(enp->en_nic_cfg); in mcdi_mon_cfg_build()
550 efx_nic_cfg_t *encp = &(enp->en_nic_cfg); in mcdi_mon_cfg_free()
H A Def10_nic.c157 enp->en_nic_cfg.enc_allow_set_mac_with_installed_filters ? 1 : 0); in efx_mcdi_vadaptor_alloc()
785 efx_nic_cfg_t *encp = &enp->en_nic_cfg; in ef10_nic_pio_alloc()
894 efx_nic_cfg_t *encp = &(enp->en_nic_cfg); in ef10_get_datapath_caps()
992 efx_nic_cfg_t *encp = &(enp->en_nic_cfg); in ef10_get_privilege_mask()
1136 efx_nic_cfg_t *encp = &(enp->en_nic_cfg); in ef10_nic_probe()
1225 efx_nic_cfg_t *encp = &(enp->en_nic_cfg); in ef10_nic_set_drv_limits()
1459 if (EFX_PCI_FUNCTION_IS_PF(&enp->en_nic_cfg) || in ef10_nic_init()
1482 enp->en_nic_cfg.enc_mcdi_max_payload_length = MCDI_CTL_SDU_LEN_MAX_V2; in ef10_nic_init()
H A Def10_ev.c133 supports_rx_batching = enp->en_nic_cfg.enc_rx_batching_enabled ? 1 : 0; in efx_mcdi_init_evq()
250 efx_nic_cfg_t *encp = &(enp->en_nic_cfg); in ef10_ev_qcreate()
318 if (enp->en_nic_cfg.enc_bug35388_workaround) { in ef10_ev_qprime()
409 efx_nic_cfg_t *encp = &(enp->en_nic_cfg); in ef10_ev_qmoderate()
H A Defx_phy.c79 efx_nic_cfg_t *encp = &(enp->en_nic_cfg); in efx_phy_probe()
143 efx_nic_cfg_t *encp = (&enp->en_nic_cfg); in efx_phy_led_set()
H A Dsiena_sram.c40 efx_nic_cfg_t *encp = &(enp->en_nic_cfg); in siena_sram_init()
H A Dhunt_phy.c84 efx_nic_cfg_t *encp = &(enp->en_nic_cfg);
H A Defx_nic.c441 efx_nic_cfg_t *encp = &enp->en_nic_cfg; in efx_nic_get_vi_pool()
615 return (&(enp->en_nic_cfg)); in efx_nic_cfg_get()
885 efx_nic_cfg_t *encp = &(enp->en_nic_cfg); in efx_mcdi_get_loopback_modes()
H A Defx_port.c137 efx_nic_cfg_t *encp = &(enp->en_nic_cfg); in efx_port_loopback_set()
H A Dhunt_nic.c45 efx_nic_cfg_t *encp = &(enp->en_nic_cfg); in hunt_board_cfg()
H A Dmedford_nic.c100 efx_nic_cfg_t *encp = &(enp->en_nic_cfg); in medford_board_cfg()
H A Defx_nvram.c844 max_data_size = enp->en_nic_cfg.enc_mcdi_max_payload_length in efx_mcdi_nvram_write()
846 EFSYS_ASSERT3U(enp->en_nic_cfg.enc_mcdi_max_payload_length, >, 0); in efx_mcdi_nvram_write()
848 enp->en_nic_cfg.enc_mcdi_max_payload_length); in efx_mcdi_nvram_write()
H A Def10_mcdi.c234 efx_nic_cfg_t *encp = &(enp->en_nic_cfg); in ef10_mcdi_feature_supported()
H A Defx_tx.c301 efx_nic_cfg_t *encp = &(enp->en_nic_cfg); in efx_tx_qcreate()
801 efx_nic_cfg_t *encp = &(enp->en_nic_cfg); in siena_tx_qpace()
895 efx_nic_cfg_t *encp = &(enp->en_nic_cfg); in siena_tx_qcreate()
H A Def10_rx.c745 efx_nic_cfg_t *encp = &(enp->en_nic_cfg); in ef10_rx_qcreate()
769 enp->en_nic_cfg.enc_rx_disable_scatter_supported) { in ef10_rx_qcreate()
H A Dsiena_phy.c551 efx_nic_cfg_t *encp = &(enp->en_nic_cfg); in siena_phy_stats_update()
643 efx_nic_cfg_t *encp = &(enp->en_nic_cfg);
H A Defx_ev.c229 efx_nic_cfg_t *encp = &(enp->en_nic_cfg); in efx_ev_qcreate()
1196 efx_nic_cfg_t *encp = &(enp->en_nic_cfg); in siena_ev_qmoderate()
1248 efx_nic_cfg_t *encp = &(enp->en_nic_cfg); in siena_ev_qcreate()
H A Defx_wol.c40 efx_nic_cfg_t *encp = &(enp->en_nic_cfg); in efx_wol_init()
H A Def10_phy.c278 efx_nic_cfg_t *encp = &(enp->en_nic_cfg); in ef10_phy_reconfigure()
H A Def10_filter.c1196 efx_nic_cfg_t *encp = &enp->en_nic_cfg; in ef10_filter_get_workarounds()
1245 efx_nic_cfg_t *encp = &enp->en_nic_cfg;
H A Def10_tx.c67 EFX_TXQ_NBUFS(EFX_TXQ_MAXNDESCS(&enp->en_nic_cfg))); in efx_mcdi_init_txq()
H A Def10_mac.c204 efx_nic_cfg_t *encp = &(enp->en_nic_cfg); in ef10_mac_pdu_set()

12