Home
last modified time | relevance | path

Searched refs:MII_VENDOR (Results 1 – 11 of 11) sorted by relevance

/illumos-gate/usr/src/uts/common/io/rge/
H A Drge_hw.h497 #define MII_EXT_CONTROL MII_VENDOR(0)
498 #define MII_EXT_STATUS MII_VENDOR(1)
499 #define MII_RCV_ERR_COUNT MII_VENDOR(2)
500 #define MII_FALSE_CARR_COUNT MII_VENDOR(3)
501 #define MII_RCV_NOT_OK_COUNT MII_VENDOR(4)
502 #define MII_AUX_CONTROL MII_VENDOR(8)
503 #define MII_AUX_STATUS MII_VENDOR(9)
504 #define MII_INTR_STATUS MII_VENDOR(10)
505 #define MII_INTR_MASK MII_VENDOR(11)
506 #define MII_HCD_STATUS MII_VENDOR(13)
[all …]
/illumos-gate/usr/src/uts/common/io/mii/
H A Dmii_cicada.c37 #define MII_CICADA_BYPASS_CONTROL MII_VENDOR(2)
40 #define MII_CICADA_10BASET_CONTROL MII_VENDOR(6)
43 #define MII_CICADA_EXT_CONTROL MII_VENDOR(7)
50 #define MII_CICADA_AUXCTRL_STATUS MII_VENDOR(12)
H A Dmii_marvell.c37 #define MVPHY_PSC MII_VENDOR(0) /* PHY specific control */
88 #define MVPHY_INTEN MII_VENDOR(2) /* Interrupt enable */
107 #define MVPHY_INTST MII_VENDOR(3) /* Interrupt status */
109 #define MVPHY_EPSC MII_VENDOR(4) /* Ext. phy specific control */
116 #define MVPHY_EADR MII_VENDOR(6) /* Extended address */
118 #define MVPHY_LED_PSEL MII_VENDOR(6) /* 88E3016 */
139 #define MVPHY_PAGE_ADDR MII_VENDOR(13)
140 #define MVPHY_PAGE_DATA MII_VENDOR(14)
143 #define MVPHY_EPSS MII_VENDOR(11) /* Ext. phy specific status */
163 PHY_SET(ph, MII_VENDOR(12), 0x0001); in mvphy_reset_88e3016()
H A Dmii_realtek.c78 s = phy_read(ph, MII_VENDOR(0)); in rtl8139_check()
105 s = phy_read(ph, MII_VENDOR(9)); in rtl8201_check()
H A Dmii_natsemi.c57 PHY_SET(ph, MII_VENDOR(7), (1<<10) | (1<<8) | (1<<5)); in ns83840_reset()
H A Dmii_intel.c39 #define MII_82555_SPCL_CONTROL MII_VENDOR(1)
/illumos-gate/usr/src/uts/common/io/bge/
H A Dbge_hw.h1643 #define MII_EXT_CONTROL MII_VENDOR(0)
1644 #define MII_EXT_STATUS MII_VENDOR(1)
1645 #define MII_RCV_ERR_COUNT MII_VENDOR(2)
1646 #define MII_FALSE_CARR_COUNT MII_VENDOR(3)
1647 #define MII_RCV_NOT_OK_COUNT MII_VENDOR(4)
1648 #define MII_AUX_CONTROL MII_VENDOR(8)
1649 #define MII_AUX_STATUS MII_VENDOR(9)
1650 #define MII_INTR_STATUS MII_VENDOR(10)
1651 #define MII_INTR_MASK MII_VENDOR(11)
1652 #define MII_HCD_STATUS MII_VENDOR(13)
[all …]
/illumos-gate/usr/src/uts/common/sys/nxge/
H A Dnxge_mii.h48 #define NXGE_MII_SHADOW MII_VENDOR(0xc)
50 #define NXGE_MII_MODE_CONTROL_REG MII_VENDOR(0xf)
/illumos-gate/usr/src/uts/common/sys/
H A Dmiiregs.h50 #define MII_VENDOR(x) (16+(x)) /* Vendor specific */ macro
/illumos-gate/usr/src/uts/common/io/nge/
H A Dnge_chip.h1358 #define MII_CICADA_BYPASS_CONTROL MII_VENDOR(2)
1361 #define MII_CICADA_10BASET_CONTROL MII_VENDOR(6)
1364 #define MII_CICADA_EXT_CONTROL MII_VENDOR(7)
1371 #define MII_CICADA_AUXCTRL_STATUS MII_VENDOR(12)
/illumos-gate/usr/src/uts/common/io/rtls/
H A Drtls.c1940 case MII_VENDOR(0): in rtls_mii_read()