Home
last modified time | relevance | path

Searched refs:NXGE_OK (Results 1 – 18 of 18) sorted by relevance

/illumos-gate/usr/src/uts/common/io/nxge/
H A Dnxge_mac.c2202 NXGE_OK) in nxge_neptune_10G_serdes_init()
2210 NXGE_OK) in nxge_neptune_10G_serdes_init()
2469 NXGE_OK) { in nxge_1G_serdes_init()
2478 NXGE_OK) { in nxge_1G_serdes_init()
2641 != NXGE_OK) in nxge_BCM8704_xcvr_init()
2660 != NXGE_OK) in nxge_BCM8704_xcvr_init()
2665 != NXGE_OK) in nxge_BCM8704_xcvr_init()
2670 != NXGE_OK) in nxge_BCM8704_xcvr_init()
2675 != NXGE_OK) in nxge_BCM8704_xcvr_init()
2708 != NXGE_OK) in nxge_BCM8704_xcvr_init()
[all …]
H A Dnxge_classify.c168 nxge_status_t status = NXGE_OK; in nxge_classify_init()
171 if (status != NXGE_OK) in nxge_classify_init()
174 if (status != NXGE_OK) in nxge_classify_init()
178 if (status != NXGE_OK) in nxge_classify_init()
181 return (NXGE_OK); in nxge_classify_init()
187 nxge_status_t status = NXGE_OK; in nxge_classify_uninit()
190 if (status != NXGE_OK) { in nxge_classify_uninit()
193 return (NXGE_OK); in nxge_classify_uninit()
236 return (NXGE_OK); in nxge_set_hw_classify_config()
H A Dnxge_fzc.c63 return (NXGE_OK); in nxge_test_and_set()
92 return (NXGE_OK); in nxge_set_fzc_multi_part_ctl()
111 return (NXGE_OK); in nxge_get_fzc_multi_part_ctl()
198 return (NXGE_OK); in nxge_fzc_intr_ldg_num_set()
217 return (NXGE_OK); in nxge_fzc_intr_tmres_set()
259 return (NXGE_OK); in nxge_fzc_intr_sid_set()
328 status = NXGE_OK; in nxge_init_fzc_rdc()
418 status = NXGE_OK; in nxge_init_fzc_rxdma_channel()
493 return (NXGE_OK); in nxge_init_fzc_rdc_pages()
584 return (NXGE_OK); in nxge_init_fzc_rxdma_channel_pages()
[all …]
H A Dnxge_fflp.c117 return (NXGE_OK); in nxge_tcam_dump_entry()
179 return (NXGE_OK); in nxge_fflp_vlan_tbl_clear_all()
239 return (NXGE_OK); in nxge_fflp_tcam_init()
285 return (NXGE_OK); in nxge_fflp_tcam_invalidate_all()
352 return (NXGE_OK); in nxge_fflp_fcram_invalidate_all()
411 return (NXGE_OK); in nxge_fflp_fcram_init()
443 return (NXGE_OK); in nxge_logical_mac_assign_rdc_table()
489 return (NXGE_OK); in nxge_main_mac_assign_rdc_table()
529 return (NXGE_OK); in nxge_alt_mcast_mac_assign_rdc_table()
625 return (NXGE_OK); in nxge_fflp_hw_reset()
[all …]
H A Dnxge_ipp.c114 return (NXGE_OK); in nxge_ipp_init()
171 return (NXGE_OK); in nxge_ipp_disable()
238 return (NXGE_OK); in nxge_ipp_reset()
275 return (NXGE_OK); in nxge_ipp_enable()
320 return (NXGE_OK); in nxge_ipp_drain()
338 nxge_status_t status = NXGE_OK; in nxge_ipp_handle_sys_errors()
355 return (NXGE_OK); in nxge_ipp_handle_sys_errors()
495 if (status == NXGE_OK) { in nxge_ipp_handle_sys_errors()
598 nxge_status_t status = NXGE_OK; in nxge_ipp_fatal_err_recover()
704 return (NXGE_OK); in nxge_ipp_fatal_err_recover()
[all …]
H A Dnxge_zcp.c102 return (NXGE_OK); in nxge_zcp_init()
119 nxge_status_t status = NXGE_OK; in nxge_zcp_handle_sys_errors()
224 &ue_ecc_valid)) != NXGE_OK) in nxge_zcp_handle_sys_errors()
264 if (status == NXGE_OK) { in nxge_zcp_handle_sys_errors()
387 nxge_status_t status = NXGE_OK; in nxge_zcp_fatal_err_recover()
402 if (nxge_rx_mac_disable(nxgep) != NXGE_OK) in nxge_zcp_fatal_err_recover()
460 if (nxge_rx_mac_reset(nxgep) != NXGE_OK) in nxge_zcp_fatal_err_recover()
464 if ((status = nxge_rx_mac_init(nxgep)) != NXGE_OK) in nxge_zcp_fatal_err_recover()
468 if (nxge_rx_mac_enable(nxgep) != NXGE_OK) in nxge_zcp_fatal_err_recover()
474 return (NXGE_OK); in nxge_zcp_fatal_err_recover()
H A Dnxge_txdma.c123 return (NXGE_OK); in nxge_init_txdma_channels()
157 if (status != NXGE_OK) { in nxge_init_txdma_channel()
165 if (status != NXGE_OK) { in nxge_init_txdma_channel()
1948 int status = NXGE_OK; in nxge_txdma_fixup_hung_channel()
2288 int status = NXGE_OK; in nxge_map_txdma_channel()
2938 int status = NXGE_OK; in nxge_txdma_stop_channel()
3359 if (status != NXGE_OK) in nxge_txdma_fatal_err_recover()
3375 if (status != NXGE_OK) in nxge_txdma_fatal_err_recover()
3383 return (NXGE_OK); in nxge_txdma_fatal_err_recover()
3432 return (NXGE_OK); in nxge_tx_port_fatal_err_recover()
[all …]
H A Dnxge_rxdma.c179 return (NXGE_OK); in nxge_init_rxdma_channels()
460 return (NXGE_OK); in nxge_rxdma_cfg_rdcgrp_default_rdc()
485 return (NXGE_OK); in nxge_rxdma_cfg_port_default_rdc()
504 return (NXGE_OK); in nxge_rxdma_cfg_rcr_threshold()
526 return (NXGE_OK); in nxge_rxdma_cfg_rcr_timeout()
645 return (NXGE_OK); in nxge_enable_rxdma_channel()
667 return (NXGE_OK); in nxge_disable_rxdma_channel()
973 return (NXGE_OK); in nxge_rxbuf_pp_to_vp()
1093 return (NXGE_OK); in nxge_rxbuf_index_info_init()
4322 return (NXGE_OK); in nxge_rxdma_start_channel()
[all …]
H A Dnxge_hw.c63 nxge_status_t status = NXGE_OK; in nxge_global_reset()
80 if ((status = nxge_link_init(nxgep)) != NXGE_OK) in nxge_global_reset()
86 if ((status = nxge_mac_init(nxgep)) != NXGE_OK) in nxge_global_reset()
326 nxge_status_t status = NXGE_OK; in nxge_check_xaui_xfp()
350 if (status != NXGE_OK) { in nxge_check_xaui_xfp()
498 if (nxge_check_xaui_xfp(nxgep) != NXGE_OK) { in nxge_syserr_intr()
1032 if (nxge_set_lb_normal(nxgep) != NXGE_OK) { in nxge_set_lb()
1081 if (nxge_xcvr_find(nxgep) != NXGE_OK) in nxge_set_lb()
1083 if (nxge_link_init(nxgep) != NXGE_OK) in nxge_set_lb()
1108 if (nxge_global_reset(nxgep) != NXGE_OK) in nxge_set_lb()
[all …]
H A Dnxge_hio_guest.c122 return (NXGE_OK); in nxge_guest_regs_map()
272 if (nxge_hio_intr_init(nxge) != NXGE_OK) { in nxge_hio_vr_add()
348 if (status != NXGE_OK) { in nxge_hio_vr_add()
541 return (NXGE_OK); in nxge_hio_vr_release()
581 return (NXGE_OK); in nxge_hio_vr_release()
618 return (NXGE_OK); in nxge_tdc_lp_conf()
701 return (NXGE_OK); in nxge_tdc_lp_conf()
736 return (NXGE_OK); in nxge_rdc_lp_conf()
819 return (NXGE_OK); in nxge_rdc_lp_conf()
972 return (NXGE_OK); in nxge_hio_rdc_intr_arm()
[all …]
H A Dnxge_txc.c71 return (NXGE_OK); in nxge_txc_init()
111 return (NXGE_OK); in nxge_txc_uninit()
214 return (NXGE_OK); in nxge_txc_tdc_bind()
287 return (NXGE_OK); in nxge_txc_tdc_unbind()
340 nxge_status_t status = NXGE_OK; in nxge_txc_handle_sys_errors()
395 nxge_status_t status = NXGE_OK; in nxge_txc_handle_port_errors()
511 if (status == NXGE_OK) { in nxge_txc_handle_port_errors()
H A Dnxge_main.c612 if (status != NXGE_OK) { in nxge_attach()
902 if (status != NXGE_OK) in nxge_attach()
1252 return (NXGE_OK); in nxge_map_regs()
2227 return (NXGE_OK); in nxge_alloc_mem_pool()
2491 != NXGE_OK) { in nxge_alloc_rxb()
2872 return (NXGE_OK); in nxge_tdc_sizes()
2955 return (NXGE_OK); in nxge_alloc_txb()
3087 return (NXGE_OK); in nxge_alloc_tx_mem_pool()
3597 return (NXGE_OK); in nxge_dma_mem_alloc()
6575 return (NXGE_OK); in nxge_mac_register()
[all …]
H A Dnxge_espc.c59 nxge_status_t status = NXGE_OK; in nxge_espc_mac_addrs_get()
92 nxge_status_t status = NXGE_OK; in nxge_espc_num_macs_get()
111 nxge_status_t status = NXGE_OK; in nxge_espc_num_ports_get()
134 nxge_status_t status = NXGE_OK; in nxge_espc_phy_type_get()
189 nxge_status_t status = NXGE_OK; in nxge_espc_max_frame_sz_get()
H A Dnxge_hio.c171 return (NXGE_OK); in nxge_hio_init()
430 nxge_status_t status = NXGE_OK; in nxge_grp_dc_add()
1038 return (NXGE_OK); in nxge_hio_init()
1073 return (NXGE_OK); in nxge_hio_init()
2159 if (nxge_init_fzc_tdc(nxge, channel) != NXGE_OK) { in nxge_hio_tdc_share()
2221 if (nxge_rx_mac_disable(nxge) != NXGE_OK) { in nxge_hio_rdc_share()
2252 if (nxge_rx_mac_enable(nxge) != NXGE_OK) { in nxge_hio_rdc_share()
2442 if (nxge_rx_mac_disable(nxge) != NXGE_OK) { in nxge_hio_rdc_unshare()
2472 if (nxge_rx_mac_enable(nxge) != NXGE_OK) { in nxge_hio_rdc_unshare()
2484 if (nxge_rx_mac_enable(nxge) != NXGE_OK) { in nxge_hio_rdc_unshare()
[all …]
H A Dnxge_virtual.c312 return (NXGE_OK); in nxge_cntlops()
325 return (NXGE_OK); in nxge_cntlops()
1223 return (NXGE_OK); in nxge_cfg_verify_set()
1648 if (status != NXGE_OK) in nxge_get_config_properties()
1707 status = NXGE_OK; in nxge_get_config_properties()
2046 if (status != NXGE_OK) in nxge_use_default_dma_config_n2()
3498 return (NXGE_OK); in nxge_ldgv_uninit()
3513 return (NXGE_OK); in nxge_ldgv_uninit()
3618 return (NXGE_OK); in nxge_intr_mask_mgmt()
3718 return (NXGE_OK); in nxge_intr_mask_mgmt_set()
[all …]
H A Dnxge_intr.c140 return (NXGE_OK); in nxge_intr_add()
225 return (NXGE_OK); in nxge_intr_remove()
400 return (NXGE_OK); in nxge_hio_intr_add()
454 return (NXGE_OK); in nxge_hio_intr_remove()
502 return (NXGE_OK); in nxge_hio_intr_remove()
668 return (NXGE_OK); in nxge_hio_intr_init()
H A Dnxge_ndd.c1364 if (status != NXGE_OK) in nxge_param_set_mac_rdcgrp()
1476 if (status != NXGE_OK) in nxge_param_set_vlan_rdcgrp()
1632 if (status != NXGE_OK) in nxge_param_tcam_enable()
1664 if (status != NXGE_OK) in nxge_param_hash_lookup_enable()
1696 if (status != NXGE_OK) in nxge_param_llc_snap_enable()
1825 if (status != NXGE_OK) in nxge_param_set_ip_opt()
1851 if (status != NXGE_OK) in nxge_param_get_ip_opt()
1921 if (status != NXGE_OK) in nxge_param_fflp_hash_init()
1982 if (status != NXGE_OK) in nxge_param_set_grp_rdc()
2026 if (status != NXGE_OK) in nxge_param_set_port_rdc()
[all …]
/illumos-gate/usr/src/uts/common/sys/nxge/
H A Dnxge.h70 #define NXGE_OK 0 macro