Home
last modified time | relevance | path

Searched refs:min_delay (Results 1 – 3 of 3) sorted by relevance

/gfx-drm/usr/src/uts/intel/io/i915/
H A Dintel_pm.c2968 dev_priv->ips.min_delay = fmin; in ironlake_enable_drps()
3048 if (*val <= dev_priv->rps.min_delay) { in gen6_rps_limits()
3049 *val = dev_priv->rps.min_delay; in gen6_rps_limits()
3050 limits |= dev_priv->rps.min_delay << 16; in gen6_rps_limits()
3063 WARN_ON(val < dev_priv->rps.min_delay); in gen6_set_rps()
3127 WARN_ON(val < dev_priv->rps.min_delay); in valleyview_set_rps()
3249 dev_priv->rps.min_delay = (rp_state_cap & 0xff0000) >> 16; in gen6_enable_rps()
3311 dev_priv->rps.min_delay << 16); in gen6_enable_rps()
3602 dev_priv->rps.min_delay = valleyview_rps_min_freq(dev_priv); in valleyview_enable_rps()
3605 dev_priv->rps.min_delay), in valleyview_enable_rps()
[all …]
H A Di915_irq.c635 if (dev_priv->ips.cur_delay != dev_priv->ips.min_delay) in ironlake_handle_rps_change()
637 if (new_delay > dev_priv->ips.min_delay) in ironlake_handle_rps_change()
638 new_delay = dev_priv->ips.min_delay; in ironlake_handle_rps_change()
699 if (new_delay >= dev_priv->rps.min_delay && in gen6_pm_rps_work()
H A Di915_drv.h755 u8 min_delay; member
775 u8 min_delay; member