Home
last modified time | relevance | path

Searched refs:max_delay (Results 1 – 3 of 3) sorted by relevance

/gfx-drm/usr/src/uts/intel/io/i915/
H A Dintel_pm.c2967 dev_priv->ips.max_delay = fstart; in ironlake_enable_drps()
3038 if (*val >= dev_priv->rps.max_delay) in gen6_rps_limits()
3039 *val = dev_priv->rps.max_delay; in gen6_rps_limits()
3040 limits |= dev_priv->rps.max_delay << 24; in gen6_rps_limits()
3062 WARN_ON(val > dev_priv->rps.max_delay); in gen6_set_rps()
3126 WARN_ON(val > dev_priv->rps.max_delay); in valleyview_set_rps()
3310 dev_priv->rps.max_delay << 24 | in gen6_enable_rps()
3333 (dev_priv->rps.max_delay & 0xff) * 50, in gen6_enable_rps()
3398 int diff = dev_priv->rps.max_delay - gpu_freq; in gen6_update_ring_freq()
3593 dev_priv->rps.max_delay), in valleyview_enable_rps()
[all …]
H A Di915_irq.c630 if (dev_priv->ips.cur_delay != dev_priv->ips.max_delay) in ironlake_handle_rps_change()
632 if (new_delay < dev_priv->ips.max_delay) in ironlake_handle_rps_change()
633 new_delay = dev_priv->ips.max_delay; in ironlake_handle_rps_change()
700 new_delay <= dev_priv->rps.max_delay) { in gen6_pm_rps_work()
H A Di915_drv.h756 u8 max_delay; member
776 u8 max_delay; member