Home
last modified time | relevance | path

Searched refs:PIPESTAT (Results 1 – 4 of 4) sorted by relevance

/gfx-drm/usr/src/uts/intel/io/i915/
H A Di915_irq.c320 u32 reg = PIPESTAT(pipe); in i915_enable_pipestat()
335 u32 reg = PIPESTAT(pipe); in i915_disable_pipestat()
942 int reg = PIPESTAT(pipe); in valleyview_irq_handler()
2917 I915_WRITE(PIPESTAT(pipe), 0); in i8xx_irq_preinstall()
3011 int reg = PIPESTAT(pipe); in i8xx_irq_handler()
3055 I915_WRITE(PIPESTAT(pipe), 0); in i8xx_irq_uninstall()
3056 I915_WRITE(PIPESTAT(pipe), I915_READ(PIPESTAT(pipe))); in i8xx_irq_uninstall()
3184 int reg = PIPESTAT(pipe); in i915_irq_handler()
3274 I915_WRITE(PIPESTAT(pipe), I915_READ(PIPESTAT(pipe))); in i915_irq_uninstall()
3417 int reg = PIPESTAT(pipe); in i965_irq_handler()
[all …]
H A Di915_reg.h3055 #define PIPESTAT(pipe) _PIPE(pipe, _PIPEASTAT, _PIPEBSTAT) macro
H A Dintel_display.c759 int pipestat_reg = PIPESTAT(pipe); in intel_wait_for_vblank()
/gfx-drm/usr/src/cmd/mdb/i915/
H A Di915.c1425 ret = i915_read(dev_priv, PIPESTAT(pipe), &val); in i915_interrupt_info()
1483 ret = i915_read(dev_priv, (uintptr_t)PIPESTAT(pipe), in i915_interrupt_info()