17c478bd9Sstevel@tonic-gate /* 27c478bd9Sstevel@tonic-gate * CDDL HEADER START 37c478bd9Sstevel@tonic-gate * 47c478bd9Sstevel@tonic-gate * The contents of this file are subject to the terms of the 5cea92495Sgovinda * Common Development and Distribution License (the "License"). 6cea92495Sgovinda * You may not use this file except in compliance with the License. 77c478bd9Sstevel@tonic-gate * 87c478bd9Sstevel@tonic-gate * You can obtain a copy of the license at usr/src/OPENSOLARIS.LICENSE 97c478bd9Sstevel@tonic-gate * or http://www.opensolaris.org/os/licensing. 107c478bd9Sstevel@tonic-gate * See the License for the specific language governing permissions 117c478bd9Sstevel@tonic-gate * and limitations under the License. 127c478bd9Sstevel@tonic-gate * 137c478bd9Sstevel@tonic-gate * When distributing Covered Code, include this CDDL HEADER in each 147c478bd9Sstevel@tonic-gate * file and include the License file at usr/src/OPENSOLARIS.LICENSE. 157c478bd9Sstevel@tonic-gate * If applicable, add the following below this CDDL HEADER, with the 167c478bd9Sstevel@tonic-gate * fields enclosed by brackets "[]" replaced with your own identifying 177c478bd9Sstevel@tonic-gate * information: Portions Copyright [yyyy] [name of copyright owner] 187c478bd9Sstevel@tonic-gate * 197c478bd9Sstevel@tonic-gate * CDDL HEADER END 207c478bd9Sstevel@tonic-gate */ 217c478bd9Sstevel@tonic-gate /* 22d0f40dc6SKrishna Elango * Copyright (c) 2005, 2010, Oracle and/or its affiliates. All rights reserved. 23b3d69c05SRobert Mustacchi * Copyright 2019 Joyent, Inc. 24*ead3c390SKeith M Wesolowski * Copyright 2024 Oxide Computer Company 25fd826efaSJohn Levon */ 26fd826efaSJohn Levon 27f8d2de6bSjchu #ifndef _SYS_PCIE_IMPL_H 28f8d2de6bSjchu #define _SYS_PCIE_IMPL_H 297c478bd9Sstevel@tonic-gate 307c478bd9Sstevel@tonic-gate #ifdef __cplusplus 317c478bd9Sstevel@tonic-gate extern "C" { 327c478bd9Sstevel@tonic-gate #endif 337c478bd9Sstevel@tonic-gate 34bf8fc234Set #include <sys/pcie.h> 35fc256490SJason Beloro #include <sys/pciev.h> 36b3d69c05SRobert Mustacchi #include <sys/taskq_impl.h> 37bf8fc234Set 38eae2e508Skrishnae #define PCI_GET_BDF(dip) \ 39eae2e508Skrishnae PCIE_DIP2BUS(dip)->bus_bdf 40eae2e508Skrishnae #define PCI_GET_SEC_BUS(dip) \ 41eae2e508Skrishnae PCIE_DIP2BUS(dip)->bus_bdg_secbus 42eae2e508Skrishnae #define PCI_GET_PCIE2PCI_SECBUS(dip) \ 433d78e6abSAlan Adamson, SD OSSD PCIE_DIP2BUS(dip)->bus_pcie2pci_secbus 44bf8fc234Set 45eae2e508Skrishnae #define DEVI_PORT_TYPE_PCI \ 46eae2e508Skrishnae ((PCI_CLASS_BRIDGE << 16) | (PCI_BRIDGE_PCI << 8) | \ 47eae2e508Skrishnae PCI_BRIDGE_PCI_IF_PCI2PCI) 48f41150baSkrishnae 49eae2e508Skrishnae #define PCIE_DIP2BUS(dip) \ 50eae2e508Skrishnae (ndi_port_type(dip, B_TRUE, DEVI_PORT_TYPE_PCI) ? \ 51eae2e508Skrishnae PCIE_DIP2UPBUS(dip) : \ 52eae2e508Skrishnae ndi_port_type(dip, B_FALSE, DEVI_PORT_TYPE_PCI) ? \ 53eae2e508Skrishnae PCIE_DIP2DOWNBUS(dip) : NULL) 54f41150baSkrishnae 55eae2e508Skrishnae #define PCIE_DIP2UPBUS(dip) \ 56eae2e508Skrishnae ((pcie_bus_t *)ndi_get_bus_private(dip, B_TRUE)) 57eae2e508Skrishnae #define PCIE_DIP2DOWNBUS(dip) \ 58eae2e508Skrishnae ((pcie_bus_t *)ndi_get_bus_private(dip, B_FALSE)) 59eae2e508Skrishnae #define PCIE_DIP2PFD(dip) (PCIE_DIP2BUS(dip))->bus_pfd 60eae2e508Skrishnae #define PCIE_PFD2BUS(pfd_p) pfd_p->pe_bus_p 61eae2e508Skrishnae #define PCIE_PFD2DIP(pfd_p) PCIE_PFD2BUS(pfd_p)->bus_dip 62eae2e508Skrishnae #define PCIE_BUS2DIP(bus_p) bus_p->bus_dip 63eae2e508Skrishnae #define PCIE_BUS2PFD(bus_p) PCIE_DIP2PFD(PCIE_BUS2DIP(bus_p)) 64fc256490SJason Beloro #define PCIE_BUS2DOM(bus_p) bus_p->bus_dom 65fc256490SJason Beloro #define PCIE_DIP2DOM(dip) PCIE_BUS2DOM(PCIE_DIP2BUS(dip)) 66f41150baSkrishnae 67c0da6274SZhi-Jun Robin Fu /* 68c0da6274SZhi-Jun Robin Fu * These macros depend on initialization of type related data in bus_p. 69c0da6274SZhi-Jun Robin Fu */ 70eae2e508Skrishnae #define PCIE_IS_PCIE(bus_p) (bus_p->bus_pcie_off) 71eae2e508Skrishnae #define PCIE_IS_PCIX(bus_p) (bus_p->bus_pcix_off) 72c85864d8SKrishna Elango #define PCIE_IS_PCI(bus_p) (!PCIE_IS_PCIE(bus_p)) 73eae2e508Skrishnae #define PCIE_HAS_AER(bus_p) (bus_p->bus_aer_off) 74eae2e508Skrishnae /* IS_ROOT = is RC or RP */ 75eae2e508Skrishnae #define PCIE_IS_ROOT(bus_p) (PCIE_IS_RC(bus_p) || PCIE_IS_RP(bus_p)) 7626947304SEvan Yan 7726947304SEvan Yan #define PCIE_IS_HOTPLUG_CAPABLE(dip) \ 7826947304SEvan Yan (PCIE_DIP2BUS(dip)->bus_hp_sup_modes) 7926947304SEvan Yan 8026947304SEvan Yan #define PCIE_IS_HOTPLUG_ENABLED(dip) \ 8126947304SEvan Yan ((PCIE_DIP2BUS(dip)->bus_hp_curr_mode == PCIE_PCI_HP_MODE) || \ 8226947304SEvan Yan (PCIE_DIP2BUS(dip)->bus_hp_curr_mode == PCIE_NATIVE_HP_MODE)) 8326947304SEvan Yan 84eae2e508Skrishnae /* 85eae2e508Skrishnae * This is a pseudo pcie "device type", but it's needed to explain describe 86eae2e508Skrishnae * nodes such as PX and NPE, which aren't really PCI devices but do control or 87eae2e508Skrishnae * interaction with PCI error handling. 88eae2e508Skrishnae */ 89eae2e508Skrishnae #define PCIE_IS_RC(bus_p) \ 90eae2e508Skrishnae (bus_p->bus_dev_type == PCIE_PCIECAP_DEV_TYPE_RC_PSEUDO) 91eae2e508Skrishnae #define PCIE_IS_RP(bus_p) \ 92eae2e508Skrishnae ((bus_p->bus_dev_type == PCIE_PCIECAP_DEV_TYPE_ROOT) && \ 93eae2e508Skrishnae PCIE_IS_PCIE(bus_p)) 94c85864d8SKrishna Elango #define PCIE_IS_SWU(bus_p) \ 95c85864d8SKrishna Elango (bus_p->bus_dev_type == PCIE_PCIECAP_DEV_TYPE_UP) 96c85864d8SKrishna Elango #define PCIE_IS_SWD(bus_p) \ 97c85864d8SKrishna Elango (bus_p->bus_dev_type == PCIE_PCIECAP_DEV_TYPE_DOWN) 98eae2e508Skrishnae #define PCIE_IS_SW(bus_p) \ 99c85864d8SKrishna Elango (PCIE_IS_SWU(bus_p) || PCIE_IS_SWD(bus_p)) 100eae2e508Skrishnae #define PCIE_IS_BDG(bus_p) (bus_p->bus_hdr_type == PCI_HEADER_ONE) 101c85864d8SKrishna Elango #define PCIE_IS_PCI_BDG(bus_p) (PCIE_IS_PCI(bus_p) && PCIE_IS_BDG(bus_p)) 102eae2e508Skrishnae #define PCIE_IS_PCIE_BDG(bus_p) \ 103eae2e508Skrishnae (bus_p->bus_dev_type == PCIE_PCIECAP_DEV_TYPE_PCIE2PCI) 10449fbdd30SErwin T Tsaur #define PCIE_IS_PCI2PCIE(bus_p) \ 10549fbdd30SErwin T Tsaur (bus_p->bus_dev_type == PCIE_PCIECAP_DEV_TYPE_PCI2PCIE) 106eae2e508Skrishnae #define PCIE_IS_PCIE_SEC(bus_p) \ 107eae2e508Skrishnae (PCIE_IS_PCIE(bus_p) && PCIE_IS_BDG(bus_p) && !PCIE_IS_PCIE_BDG(bus_p)) 108eae2e508Skrishnae #define PCIX_ECC_VERSION_CHECK(bus_p) \ 109eae2e508Skrishnae ((bus_p->bus_ecc_ver == PCI_PCIX_VER_1) || \ 110eae2e508Skrishnae (bus_p->bus_ecc_ver == PCI_PCIX_VER_2)) 111eae2e508Skrishnae 112eae2e508Skrishnae #define PCIE_VENID(bus_p) (bus_p->bus_dev_ven_id & 0xffff) 113eae2e508Skrishnae #define PCIE_DEVID(bus_p) ((bus_p->bus_dev_ven_id >> 16) & 0xffff) 114eae2e508Skrishnae 115eae2e508Skrishnae /* PCIE Cap/AER shortcuts */ 116eae2e508Skrishnae #define PCIE_GET(sz, bus_p, off) \ 117eae2e508Skrishnae pci_config_get ## sz(bus_p->bus_cfg_hdl, off) 118eae2e508Skrishnae #define PCIE_PUT(sz, bus_p, off, val) \ 119eae2e508Skrishnae pci_config_put ## sz(bus_p->bus_cfg_hdl, off, val) 120eae2e508Skrishnae #define PCIE_CAP_GET(sz, bus_p, off) \ 12121922c75SToomas Soome PCI_CAP_GET ## sz(bus_p->bus_cfg_hdl, 0, bus_p->bus_pcie_off, off) 122eae2e508Skrishnae #define PCIE_CAP_PUT(sz, bus_p, off, val) \ 12321922c75SToomas Soome PCI_CAP_PUT ## sz(bus_p->bus_cfg_hdl, 0, bus_p->bus_pcie_off, off, \ 124eae2e508Skrishnae val) 125eae2e508Skrishnae #define PCIE_AER_GET(sz, bus_p, off) \ 12621922c75SToomas Soome PCI_XCAP_GET ## sz(bus_p->bus_cfg_hdl, 0, bus_p->bus_aer_off, off) 127eae2e508Skrishnae #define PCIE_AER_PUT(sz, bus_p, off, val) \ 12821922c75SToomas Soome PCI_XCAP_PUT ## sz(bus_p->bus_cfg_hdl, 0, bus_p->bus_aer_off, off, \ 129eae2e508Skrishnae val) 130eae2e508Skrishnae #define PCIX_CAP_GET(sz, bus_p, off) \ 13121922c75SToomas Soome PCI_CAP_GET ## sz(bus_p->bus_cfg_hdl, 0, bus_p->bus_pcix_off, off) 132eae2e508Skrishnae #define PCIX_CAP_PUT(sz, bus_p, off, val) \ 13321922c75SToomas Soome PCI_CAP_PUT ## sz(bus_p->bus_cfg_hdl, 0, bus_p->bus_pcix_off, off, \ 134eae2e508Skrishnae val) 135eae2e508Skrishnae 136eae2e508Skrishnae /* Translate PF error return values to DDI_FM values */ 137eae2e508Skrishnae #define PF_ERR2DDIFM_ERR(sts) \ 138eae2e508Skrishnae (sts & PF_ERR_FATAL_FLAGS ? DDI_FM_FATAL : \ 139eae2e508Skrishnae (sts == PF_ERR_NO_ERROR ? DDI_FM_OK : DDI_FM_NONFATAL)) 140bf8fc234Set 141cea92495Sgovinda /* 142cea92495Sgovinda * The following flag is used for Broadcom 5714/5715 bridge prefetch issue. 143d4bc0535SKrishna Elango * This flag will be used both by px and pcieb nexus drivers. 144cea92495Sgovinda */ 145cea92495Sgovinda #define PX_DMAI_FLAGS_MAP_BUFZONE 0x40000 146cea92495Sgovinda 147eae2e508Skrishnae /* 148eae2e508Skrishnae * PCI(e/-X) structures used to to gather and report errors detected by 149eae2e508Skrishnae * PCI(e/-X) compliant devices. These registers only contain "dynamic" data. 150eae2e508Skrishnae * Static data such as Capability Offsets and Version #s is saved in the parent 151eae2e508Skrishnae * private data. 152eae2e508Skrishnae */ 153eae2e508Skrishnae #define PCI_ERR_REG(pfd_p) pfd_p->pe_pci_regs 154eae2e508Skrishnae #define PCI_BDG_ERR_REG(pfd_p) PCI_ERR_REG(pfd_p)->pci_bdg_regs 155eae2e508Skrishnae #define PCIX_ERR_REG(pfd_p) pfd_p->pe_ext.pe_pcix_regs 156eae2e508Skrishnae #define PCIX_ECC_REG(pfd_p) PCIX_ERR_REG(pfd_p)->pcix_ecc_regs 157eae2e508Skrishnae #define PCIX_BDG_ERR_REG(pfd_p) pfd_p->pe_pcix_bdg_regs 158eae2e508Skrishnae #define PCIX_BDG_ECC_REG(pfd_p, n) PCIX_BDG_ERR_REG(pfd_p)->pcix_bdg_ecc_regs[n] 159eae2e508Skrishnae #define PCIE_ERR_REG(pfd_p) pfd_p->pe_ext.pe_pcie_regs 160eae2e508Skrishnae #define PCIE_RP_REG(pfd_p) PCIE_ERR_REG(pfd_p)->pcie_rp_regs 161eae2e508Skrishnae #define PCIE_ROOT_FAULT(pfd_p) pfd_p->pe_root_fault 162fc256490SJason Beloro #define PCIE_ROOT_EH_SRC(pfd_p) pfd_p->pe_root_eh_src 163eae2e508Skrishnae #define PCIE_ADV_REG(pfd_p) PCIE_ERR_REG(pfd_p)->pcie_adv_regs 164eae2e508Skrishnae #define PCIE_ADV_HDR(pfd_p, n) PCIE_ADV_REG(pfd_p)->pcie_ue_hdr[n] 165eae2e508Skrishnae #define PCIE_ADV_BDG_REG(pfd_p) \ 166eae2e508Skrishnae PCIE_ADV_REG(pfd_p)->pcie_ext.pcie_adv_bdg_regs 167eae2e508Skrishnae #define PCIE_ADV_BDG_HDR(pfd_p, n) PCIE_ADV_BDG_REG(pfd_p)->pcie_sue_hdr[n] 168eae2e508Skrishnae #define PCIE_ADV_RP_REG(pfd_p) \ 169eae2e508Skrishnae PCIE_ADV_REG(pfd_p)->pcie_ext.pcie_adv_rp_regs 170ffb64830SJordan Paige Hendricks #define PCIE_SLOT_REG(pfd_p) pfd_p->pe_pcie_slot_regs 171fc256490SJason Beloro #define PFD_AFFECTED_DEV(pfd_p) pfd_p->pe_affected_dev 172d0f40dc6SKrishna Elango #define PFD_SET_AFFECTED_FLAG(pfd_p, aff_flag) \ 173d0f40dc6SKrishna Elango PFD_AFFECTED_DEV(pfd_p)->pe_affected_flags = aff_flag 174d0f40dc6SKrishna Elango #define PFD_SET_AFFECTED_BDF(pfd_p, bdf) \ 175d0f40dc6SKrishna Elango PFD_AFFECTED_DEV(pfd_p)->pe_affected_bdf = bdf 176fc256490SJason Beloro 177eae2e508Skrishnae #define PFD_IS_ROOT(pfd_p) PCIE_IS_ROOT(PCIE_PFD2BUS(pfd_p)) 178eae2e508Skrishnae #define PFD_IS_RC(pfd_p) PCIE_IS_RC(PCIE_PFD2BUS(pfd_p)) 179eae2e508Skrishnae #define PFD_IS_RP(pfd_p) PCIE_IS_RP(PCIE_PFD2BUS(pfd_p)) 180eae2e508Skrishnae 18126947304SEvan Yan /* bus_hp_mode field */ 18226947304SEvan Yan typedef enum { 18326947304SEvan Yan PCIE_NONE_HP_MODE = 0x0, 18426947304SEvan Yan PCIE_ACPI_HP_MODE = 0x1, 18526947304SEvan Yan PCIE_PCI_HP_MODE = 0x2, 18626947304SEvan Yan PCIE_NATIVE_HP_MODE = 0x4 18726947304SEvan Yan } pcie_hp_mode_t; 18826947304SEvan Yan 189eae2e508Skrishnae typedef struct pf_pci_bdg_err_regs { 190eae2e508Skrishnae uint16_t pci_bdg_sec_stat; /* PCI secondary status reg */ 191eae2e508Skrishnae uint16_t pci_bdg_ctrl; /* PCI bridge control reg */ 192eae2e508Skrishnae } pf_pci_bdg_err_regs_t; 193eae2e508Skrishnae 194eae2e508Skrishnae typedef struct pf_pci_err_regs { 195eae2e508Skrishnae uint16_t pci_err_status; /* pci status register */ 196eae2e508Skrishnae uint16_t pci_cfg_comm; /* pci command register */ 197eae2e508Skrishnae pf_pci_bdg_err_regs_t *pci_bdg_regs; 198eae2e508Skrishnae } pf_pci_err_regs_t; 199eae2e508Skrishnae 200eae2e508Skrishnae typedef struct pf_pcix_ecc_regs { 201eae2e508Skrishnae uint32_t pcix_ecc_ctlstat; /* pcix ecc control status reg */ 202eae2e508Skrishnae uint32_t pcix_ecc_fstaddr; /* pcix ecc first address reg */ 203eae2e508Skrishnae uint32_t pcix_ecc_secaddr; /* pcix ecc second address reg */ 204eae2e508Skrishnae uint32_t pcix_ecc_attr; /* pcix ecc attributes reg */ 205eae2e508Skrishnae } pf_pcix_ecc_regs_t; 206eae2e508Skrishnae 207eae2e508Skrishnae typedef struct pf_pcix_err_regs { 208eae2e508Skrishnae uint16_t pcix_command; /* pcix command register */ 209eae2e508Skrishnae uint32_t pcix_status; /* pcix status register */ 210eae2e508Skrishnae pf_pcix_ecc_regs_t *pcix_ecc_regs; /* pcix ecc registers */ 211eae2e508Skrishnae } pf_pcix_err_regs_t; 212bf8fc234Set 213eae2e508Skrishnae typedef struct pf_pcix_bdg_err_regs { 214eae2e508Skrishnae uint16_t pcix_bdg_sec_stat; /* pcix bridge secondary status reg */ 215eae2e508Skrishnae uint32_t pcix_bdg_stat; /* pcix bridge status reg */ 216eae2e508Skrishnae pf_pcix_ecc_regs_t *pcix_bdg_ecc_regs[2]; /* pcix ecc registers */ 217eae2e508Skrishnae } pf_pcix_bdg_err_regs_t; 218bf8fc234Set 219eae2e508Skrishnae typedef struct pf_pcie_adv_bdg_err_regs { 220eae2e508Skrishnae uint32_t pcie_sue_ctl; /* pcie bridge secondary ue control */ 221eae2e508Skrishnae uint32_t pcie_sue_status; /* pcie bridge secondary ue status */ 222eae2e508Skrishnae uint32_t pcie_sue_mask; /* pcie bridge secondary ue mask */ 223eae2e508Skrishnae uint32_t pcie_sue_sev; /* pcie bridge secondary ue severity */ 224eae2e508Skrishnae uint32_t pcie_sue_hdr[4]; /* pcie bridge secondary ue hdr log */ 225eae2e508Skrishnae uint32_t pcie_sue_tgt_trans; /* Fault trans type from SAER Logs */ 226eae2e508Skrishnae uint64_t pcie_sue_tgt_addr; /* Fault addr from SAER Logs */ 227eae2e508Skrishnae pcie_req_id_t pcie_sue_tgt_bdf; /* Fault bdf from SAER Logs */ 228eae2e508Skrishnae } pf_pcie_adv_bdg_err_regs_t; 229bf8fc234Set 230eae2e508Skrishnae typedef struct pf_pcie_adv_rp_err_regs { 231eae2e508Skrishnae uint32_t pcie_rp_err_status; /* pcie root complex error status reg */ 232eae2e508Skrishnae uint32_t pcie_rp_err_cmd; /* pcie root complex error cmd reg */ 233eae2e508Skrishnae uint16_t pcie_rp_ce_src_id; /* pcie root complex ce sourpe id */ 234eae2e508Skrishnae uint16_t pcie_rp_ue_src_id; /* pcie root complex ue sourpe id */ 235eae2e508Skrishnae } pf_pcie_adv_rp_err_regs_t; 236bf8fc234Set 237eae2e508Skrishnae typedef struct pf_pcie_adv_err_regs { 238eae2e508Skrishnae uint32_t pcie_adv_ctl; /* pcie advanced control reg */ 239eae2e508Skrishnae uint32_t pcie_ue_status; /* pcie ue error status reg */ 240eae2e508Skrishnae uint32_t pcie_ue_mask; /* pcie ue error mask reg */ 241eae2e508Skrishnae uint32_t pcie_ue_sev; /* pcie ue error severity reg */ 242eae2e508Skrishnae uint32_t pcie_ue_hdr[4]; /* pcie ue header log */ 243eae2e508Skrishnae uint32_t pcie_ce_status; /* pcie ce error status reg */ 244eae2e508Skrishnae uint32_t pcie_ce_mask; /* pcie ce error mask reg */ 245eae2e508Skrishnae union { 246eae2e508Skrishnae pf_pcie_adv_bdg_err_regs_t *pcie_adv_bdg_regs; /* bdg regs */ 247eae2e508Skrishnae pf_pcie_adv_rp_err_regs_t *pcie_adv_rp_regs; /* rp regs */ 248eae2e508Skrishnae } pcie_ext; 249eae2e508Skrishnae uint32_t pcie_ue_tgt_trans; /* Fault trans type from AER Logs */ 250eae2e508Skrishnae uint64_t pcie_ue_tgt_addr; /* Fault addr from AER Logs */ 251c85864d8SKrishna Elango pcie_req_id_t pcie_ue_tgt_bdf; /* Fault bdf from AER Logs */ 252eae2e508Skrishnae } pf_pcie_adv_err_regs_t; 253bf8fc234Set 254eae2e508Skrishnae typedef struct pf_pcie_rp_err_regs { 255eae2e508Skrishnae uint32_t pcie_rp_status; /* root complex status register */ 256eae2e508Skrishnae uint16_t pcie_rp_ctl; /* root complex control register */ 257eae2e508Skrishnae } pf_pcie_rp_err_regs_t; 258bf8fc234Set 259eae2e508Skrishnae typedef struct pf_pcie_err_regs { 260eae2e508Skrishnae uint16_t pcie_err_status; /* pcie device status register */ 261eae2e508Skrishnae uint16_t pcie_err_ctl; /* pcie error control register */ 262eae2e508Skrishnae uint32_t pcie_dev_cap; /* pcie device capabilities register */ 263eae2e508Skrishnae pf_pcie_rp_err_regs_t *pcie_rp_regs; /* pcie root complex regs */ 264eae2e508Skrishnae pf_pcie_adv_err_regs_t *pcie_adv_regs; /* pcie aer regs */ 265eae2e508Skrishnae } pf_pcie_err_regs_t; 266eae2e508Skrishnae 267ffb64830SJordan Paige Hendricks /* 268ffb64830SJordan Paige Hendricks * Slot register values for hotplug-capable Downstream Ports or Root Ports with 269ffb64830SJordan Paige Hendricks * the Slot Implemented capability bit set. We gather these to help determine 270ffb64830SJordan Paige Hendricks * whether the slot's child device is physically present. 271ffb64830SJordan Paige Hendricks */ 272ffb64830SJordan Paige Hendricks typedef struct pf_pcie_slot_regs { 273ffb64830SJordan Paige Hendricks boolean_t pcie_slot_regs_valid; /* true if register values are valid */ 274ffb64830SJordan Paige Hendricks uint32_t pcie_slot_cap; /* pcie slot capabilities register */ 275ffb64830SJordan Paige Hendricks uint16_t pcie_slot_control; /* pcie slot control register */ 276ffb64830SJordan Paige Hendricks uint16_t pcie_slot_status; /* pcie slot status register */ 277ffb64830SJordan Paige Hendricks } pf_pcie_slot_regs_t; 278ffb64830SJordan Paige Hendricks 279fc256490SJason Beloro typedef enum { 280fc256490SJason Beloro PF_INTR_TYPE_NONE = 0, 281fc256490SJason Beloro PF_INTR_TYPE_FABRIC = 1, /* Fabric Message */ 282fc256490SJason Beloro PF_INTR_TYPE_DATA, /* Data Access Failure, failed loads */ 283fc256490SJason Beloro PF_INTR_TYPE_AER, /* Root Port AER MSI */ 284fc256490SJason Beloro PF_INTR_TYPE_INTERNAL /* Chip specific internal errors */ 285fc256490SJason Beloro } pf_intr_type_t; 286fc256490SJason Beloro 287fc256490SJason Beloro typedef struct pf_root_eh_src { 288fc256490SJason Beloro pf_intr_type_t intr_type; 289fc256490SJason Beloro void *intr_data; /* Interrupt Data */ 290fc256490SJason Beloro } pf_root_eh_src_t; 291fc256490SJason Beloro 292eae2e508Skrishnae typedef struct pf_root_fault { 293c85864d8SKrishna Elango pcie_req_id_t scan_bdf; /* BDF from error logs */ 294c85864d8SKrishna Elango uint64_t scan_addr; /* Addr from error logs */ 295eae2e508Skrishnae boolean_t full_scan; /* Option to do a full scan */ 296eae2e508Skrishnae } pf_root_fault_t; 297eae2e508Skrishnae 298eae2e508Skrishnae typedef struct pf_data pf_data_t; 299eae2e508Skrishnae 300662dc8a5SRobert Mustacchi typedef enum pcie_link_width { 301662dc8a5SRobert Mustacchi PCIE_LINK_WIDTH_UNKNOWN, 302662dc8a5SRobert Mustacchi PCIE_LINK_WIDTH_X1, 303662dc8a5SRobert Mustacchi PCIE_LINK_WIDTH_X2, 304662dc8a5SRobert Mustacchi PCIE_LINK_WIDTH_X4, 305662dc8a5SRobert Mustacchi PCIE_LINK_WIDTH_X8, 306662dc8a5SRobert Mustacchi PCIE_LINK_WIDTH_X12, 307662dc8a5SRobert Mustacchi PCIE_LINK_WIDTH_X16, 308662dc8a5SRobert Mustacchi PCIE_LINK_WIDTH_X32 309662dc8a5SRobert Mustacchi } pcie_link_width_t; 310662dc8a5SRobert Mustacchi 311662dc8a5SRobert Mustacchi /* 312662dc8a5SRobert Mustacchi * Note, this member should always be treated as a bit field, as a device may 313662dc8a5SRobert Mustacchi * support multiple speeds. 314662dc8a5SRobert Mustacchi */ 315662dc8a5SRobert Mustacchi typedef enum pcie_link_speed { 316662dc8a5SRobert Mustacchi PCIE_LINK_SPEED_UNKNOWN = 0x00, 317b3d69c05SRobert Mustacchi PCIE_LINK_SPEED_2_5 = 1 << 0, 318b3d69c05SRobert Mustacchi PCIE_LINK_SPEED_5 = 1 << 1, 319b3d69c05SRobert Mustacchi PCIE_LINK_SPEED_8 = 1 << 2, 32089427192SRobert Mustacchi PCIE_LINK_SPEED_16 = 1 << 3, 32189427192SRobert Mustacchi PCIE_LINK_SPEED_32 = 1 << 4, 32289427192SRobert Mustacchi PCIE_LINK_SPEED_64 = 1 << 5 323662dc8a5SRobert Mustacchi } pcie_link_speed_t; 324662dc8a5SRobert Mustacchi 32589427192SRobert Mustacchi #define PCIE_NSPEEDS 6 32689427192SRobert Mustacchi 327b3d69c05SRobert Mustacchi typedef enum pcie_link_flags { 328b3d69c05SRobert Mustacchi PCIE_LINK_F_ADMIN_TARGET = 1 << 1 329b3d69c05SRobert Mustacchi } pcie_link_flags_t; 330b3d69c05SRobert Mustacchi 331b3d69c05SRobert Mustacchi typedef enum { 332b3d69c05SRobert Mustacchi PCIE_LBW_S_ENABLED = 1 << 0, 333b3d69c05SRobert Mustacchi PCIE_LBW_S_DISPATCHED = 1 << 1, 334b3d69c05SRobert Mustacchi PCIE_LBW_S_RUNNING = 1 << 2 335b3d69c05SRobert Mustacchi } pcie_lbw_state_t; 336b3d69c05SRobert Mustacchi 3375b2c4190SRobert Mustacchi /* 3385b2c4190SRobert Mustacchi * This structure is used to keep track of a given bus hierarchy and the set of 3395b2c4190SRobert Mustacchi * PCIe tags that we have enabled on it. 3405b2c4190SRobert Mustacchi */ 3415b2c4190SRobert Mustacchi typedef enum { 3425b2c4190SRobert Mustacchi PCIE_TAG_5B = 0, 3435b2c4190SRobert Mustacchi PCIE_TAG_8B = 1 << 0, 3445b2c4190SRobert Mustacchi PCIE_TAG_10B_COMP = 1 << 1, 3455b2c4190SRobert Mustacchi PCIE_TAG_14B_COMP = 1 << 2 3465b2c4190SRobert Mustacchi } pcie_tag_t; 3475b2c4190SRobert Mustacchi 3485b2c4190SRobert Mustacchi #define PCIE_TAG_ALL (PCIE_TAG_8B | PCIE_TAG_10B_COMP | PCIE_TAG_14B_COMP) 3495b2c4190SRobert Mustacchi 3505b2c4190SRobert Mustacchi typedef enum { 3515b2c4190SRobert Mustacchi /* 3525b2c4190SRobert Mustacchi * This flag is kept around for debugging and noticing that we're in the 3535b2c4190SRobert Mustacchi * process of trying to perform a scan. 3545b2c4190SRobert Mustacchi */ 3555b2c4190SRobert Mustacchi PCIE_FABRIC_F_SCANNING = 1 << 0, 3565b2c4190SRobert Mustacchi /* 3575b2c4190SRobert Mustacchi * This is used to indicate that we have discovered a topology that is 3585b2c4190SRobert Mustacchi * too complex for us to be able to set advanced settings on and 3595b2c4190SRobert Mustacchi * therefore have to leave it at the bare minimum. 3605b2c4190SRobert Mustacchi */ 3615b2c4190SRobert Mustacchi PCIE_FABRIC_F_COMPLEX = 1 << 1, 3625b2c4190SRobert Mustacchi /* 3635b2c4190SRobert Mustacchi * Indicates that we found a hot-pluggable root port in the fabric. 3645b2c4190SRobert Mustacchi */ 3655b2c4190SRobert Mustacchi PCIE_FABRIC_F_RP_HP = 1 << 2 3665b2c4190SRobert Mustacchi } pcie_fabric_flags_t; 3675b2c4190SRobert Mustacchi 3685b2c4190SRobert Mustacchi /* 3695b2c4190SRobert Mustacchi * This structure represents hierarchy wide settings that are used in a given 3705b2c4190SRobert Mustacchi * PCIe fabric (what the spec calls a "hierarchy domain"). This keeps track of 3715b2c4190SRobert Mustacchi * what we have found and enabled in the fabric as part of our initialization. 3725b2c4190SRobert Mustacchi * For more information on this, please see the theory statement in 3735b2c4190SRobert Mustacchi * uts/common/io/pciex/pcie.c. 3745b2c4190SRobert Mustacchi */ 3755b2c4190SRobert Mustacchi typedef struct pice_fabric_data { 3765b2c4190SRobert Mustacchi pcie_fabric_flags_t pfd_flags; 3775b2c4190SRobert Mustacchi uint16_t pfd_mps_found; 3785b2c4190SRobert Mustacchi uint16_t pfd_mps_act; 3795b2c4190SRobert Mustacchi pcie_tag_t pfd_tag_found; 3805b2c4190SRobert Mustacchi pcie_tag_t pfd_tag_act; 3815b2c4190SRobert Mustacchi } pcie_fabric_data_t; 3825b2c4190SRobert Mustacchi 383c0da6274SZhi-Jun Robin Fu /* 384c0da6274SZhi-Jun Robin Fu * For hot plugged device, these data are init'ed during during probe 385c0da6274SZhi-Jun Robin Fu * For non-hotplugged device, these data are init'ed in pci_autoconfig (on x86), 386c0da6274SZhi-Jun Robin Fu * or in px_attach()(on sparc). 387c0da6274SZhi-Jun Robin Fu * 388c0da6274SZhi-Jun Robin Fu * For root complex the fields are initialized in pcie_rc_init_bus(); 389c0da6274SZhi-Jun Robin Fu * for others part of the fields are initialized in pcie_init_bus(), 390c0da6274SZhi-Jun Robin Fu * and part of fields initialized in pcie_post_init_bus(). See comments 391c0da6274SZhi-Jun Robin Fu * on top of respective functions for details. 392c0da6274SZhi-Jun Robin Fu */ 393eae2e508Skrishnae typedef struct pcie_bus { 394eae2e508Skrishnae /* Needed for PCI/PCIe fabric error handling */ 395eae2e508Skrishnae dev_info_t *bus_dip; 396eae2e508Skrishnae dev_info_t *bus_rp_dip; 39726947304SEvan Yan ddi_acc_handle_t bus_cfg_hdl; /* error handling acc hdle */ 398eae2e508Skrishnae uint_t bus_fm_flags; 39926947304SEvan Yan uint_t bus_soft_state; 400eae2e508Skrishnae 401eae2e508Skrishnae /* Static PCI/PCIe information */ 402eae2e508Skrishnae pcie_req_id_t bus_bdf; 403eae2e508Skrishnae pcie_req_id_t bus_rp_bdf; /* BDF of device's Root Port */ 404eae2e508Skrishnae uint32_t bus_dev_ven_id; /* device/vendor ID */ 405eae2e508Skrishnae uint8_t bus_rev_id; /* revision ID */ 406eae2e508Skrishnae uint8_t bus_hdr_type; /* pci header type, see pci.h */ 407eae2e508Skrishnae uint16_t bus_dev_type; /* PCI-E dev type, see pcie.h */ 408eae2e508Skrishnae uint8_t bus_bdg_secbus; /* Bridge secondary bus num */ 4095b2c4190SRobert Mustacchi uint8_t bus_pcie_vers; /* Version of the PCIe cap */ 410eae2e508Skrishnae uint16_t bus_pcie_off; /* PCIe Capability Offset */ 411eae2e508Skrishnae uint16_t bus_aer_off; /* PCIe Advanced Error Offset */ 4125b2c4190SRobert Mustacchi uint16_t bus_dev3_off; /* PCIe Device 3 Capability */ 413eae2e508Skrishnae uint16_t bus_pcix_off; /* PCIx Capability Offset */ 41426947304SEvan Yan uint16_t bus_pci_hp_off; /* PCI HP (SHPC) Cap Offset */ 415eae2e508Skrishnae uint16_t bus_ecc_ver; /* PCIX ecc version */ 416eae2e508Skrishnae pci_bus_range_t bus_bus_range; /* pci bus-range property */ 417eae2e508Skrishnae ppb_ranges_t *bus_addr_ranges; /* pci range property */ 418eae2e508Skrishnae int bus_addr_entries; /* number of range prop */ 419eae2e508Skrishnae pci_regspec_t *bus_assigned_addr; /* "assigned-address" prop */ 420eae2e508Skrishnae int bus_assigned_entries; /* number of prop entries */ 421eae2e508Skrishnae 422eae2e508Skrishnae /* Cache of last fault data */ 423eae2e508Skrishnae pf_data_t *bus_pfd; 424fc256490SJason Beloro pcie_domain_t *bus_dom; 4250114761dSAlan Adamson, SD OSSD 426fc51f9bbSKrishna Elango void *bus_plat_private; /* Platform specific */ 42726947304SEvan Yan /* Hotplug specific fields */ 42826947304SEvan Yan pcie_hp_mode_t bus_hp_sup_modes; /* HP modes supported */ 42926947304SEvan Yan pcie_hp_mode_t bus_hp_curr_mode; /* HP mode used */ 43026947304SEvan Yan void *bus_hp_ctrl; /* HP bus ctrl data */ 43126947304SEvan Yan int bus_ari; /* ARI device */ 432c0da6274SZhi-Jun Robin Fu 4333d78e6abSAlan Adamson, SD OSSD /* workaround for PCI/PCI-X devs behind PCIe2PCI Bridge */ 4343d78e6abSAlan Adamson, SD OSSD pcie_req_id_t bus_pcie2pci_secbus; 435662dc8a5SRobert Mustacchi 436662dc8a5SRobert Mustacchi /* 437662dc8a5SRobert Mustacchi * Link speed specific fields. 438662dc8a5SRobert Mustacchi */ 439b3d69c05SRobert Mustacchi kmutex_t bus_speed_mutex; 440b3d69c05SRobert Mustacchi pcie_link_flags_t bus_speed_flags; 441662dc8a5SRobert Mustacchi pcie_link_width_t bus_max_width; 442662dc8a5SRobert Mustacchi pcie_link_width_t bus_cur_width; 443662dc8a5SRobert Mustacchi pcie_link_speed_t bus_sup_speed; 444662dc8a5SRobert Mustacchi pcie_link_speed_t bus_max_speed; 445662dc8a5SRobert Mustacchi pcie_link_speed_t bus_cur_speed; 446b3d69c05SRobert Mustacchi pcie_link_speed_t bus_target_speed; 447b3d69c05SRobert Mustacchi 448b3d69c05SRobert Mustacchi /* 449b3d69c05SRobert Mustacchi * Link Bandwidth Monitoring 450b3d69c05SRobert Mustacchi */ 451b3d69c05SRobert Mustacchi kmutex_t bus_lbw_mutex; 452b3d69c05SRobert Mustacchi kcondvar_t bus_lbw_cv; 453b3d69c05SRobert Mustacchi pcie_lbw_state_t bus_lbw_state; 454b3d69c05SRobert Mustacchi taskq_ent_t bus_lbw_ent; 455b3d69c05SRobert Mustacchi uint64_t bus_lbw_nevents; 456*ead3c390SKeith M Wesolowski hrtime_t bus_lbw_last_ts; 457b3d69c05SRobert Mustacchi char *bus_lbw_pbuf; 458b3d69c05SRobert Mustacchi char *bus_lbw_cbuf; 4595b2c4190SRobert Mustacchi 4605b2c4190SRobert Mustacchi /* 4615b2c4190SRobert Mustacchi * The following contains fabric wide settings and information that are 4625b2c4190SRobert Mustacchi * used. This member is only valid on the root port. It is NULL on all 4635b2c4190SRobert Mustacchi * other pcie_bus_t members who instead need to access this through the 4645b2c4190SRobert Mustacchi * corresponding root port dip information. 4655b2c4190SRobert Mustacchi */ 4665b2c4190SRobert Mustacchi pcie_fabric_data_t *bus_fab; 467eae2e508Skrishnae } pcie_bus_t; 468eae2e508Skrishnae 469fc256490SJason Beloro /* 470fc256490SJason Beloro * Data structure to log what devices are affected in relationship to the 471fc256490SJason Beloro * severity after all the errors bits have been analyzed. 472fc256490SJason Beloro */ 473fc256490SJason Beloro #define PF_AFFECTED_ROOT (1 << 0) /* RP/RC is affected */ 474fc256490SJason Beloro #define PF_AFFECTED_SELF (1 << 1) /* Reporting Device is affected */ 475fc256490SJason Beloro #define PF_AFFECTED_PARENT (1 << 2) /* Parent device is affected */ 476fc256490SJason Beloro #define PF_AFFECTED_CHILDREN (1 << 3) /* All children below are affected */ 477fc256490SJason Beloro #define PF_AFFECTED_BDF (1 << 4) /* See affected_bdf */ 478fc256490SJason Beloro #define PF_AFFECTED_AER (1 << 5) /* See AER Registers */ 479fc256490SJason Beloro #define PF_AFFECTED_SAER (1 << 6) /* See SAER Registers */ 480fc256490SJason Beloro #define PF_AFFECTED_ADDR (1 << 7) /* Device targeted by addr */ 481fc256490SJason Beloro 482fc256490SJason Beloro #define PF_MAX_AFFECTED_FLAG PF_AFFECTED_ADDR 483fc256490SJason Beloro 484fc256490SJason Beloro typedef struct pf_affected_dev { 485fc256490SJason Beloro uint16_t pe_affected_flags; 486fc256490SJason Beloro pcie_req_id_t pe_affected_bdf; 487fc256490SJason Beloro } pf_affected_dev_t; 488fc256490SJason Beloro 489eae2e508Skrishnae struct pf_data { 490eae2e508Skrishnae boolean_t pe_lock; 491eae2e508Skrishnae boolean_t pe_valid; 492eae2e508Skrishnae uint32_t pe_severity_flags; /* Severity of error */ 49379bed773SHans Rosenfeld uint32_t pe_severity_mask; 494fc256490SJason Beloro uint32_t pe_orig_severity_flags; /* Original severity */ 495fc256490SJason Beloro pf_affected_dev_t *pe_affected_dev; 496eae2e508Skrishnae pcie_bus_t *pe_bus_p; 497fc256490SJason Beloro pf_root_fault_t *pe_root_fault; /* Only valid for RC and RP */ 498fc256490SJason Beloro pf_root_eh_src_t *pe_root_eh_src; /* Only valid for RC and RP */ 499eae2e508Skrishnae pf_pci_err_regs_t *pe_pci_regs; /* PCI error reg */ 500eae2e508Skrishnae union { 501eae2e508Skrishnae pf_pcix_err_regs_t *pe_pcix_regs; /* PCI-X error reg */ 502eae2e508Skrishnae pf_pcie_err_regs_t *pe_pcie_regs; /* PCIe error reg */ 503eae2e508Skrishnae } pe_ext; 504eae2e508Skrishnae pf_pcix_bdg_err_regs_t *pe_pcix_bdg_regs; /* PCI-X bridge regs */ 505ffb64830SJordan Paige Hendricks pf_pcie_slot_regs_t *pe_pcie_slot_regs; /* PCIe slot regs */ 506eae2e508Skrishnae pf_data_t *pe_prev; /* Next error in queue */ 507eae2e508Skrishnae pf_data_t *pe_next; /* Next error in queue */ 5083221df98SKrishna Elango boolean_t pe_rber_fatal; 509eae2e508Skrishnae }; 510eae2e508Skrishnae 511eae2e508Skrishnae /* Information used while handling errors in the fabric. */ 512eae2e508Skrishnae typedef struct pf_impl { 513eae2e508Skrishnae ddi_fm_error_t *pf_derr; 514eae2e508Skrishnae pf_root_fault_t *pf_fault; /* captured fault bdf/addr to scan */ 515eae2e508Skrishnae pf_data_t *pf_dq_head_p; /* ptr to fault data queue */ 516eae2e508Skrishnae pf_data_t *pf_dq_tail_p; /* ptr pt last fault data q */ 517eae2e508Skrishnae uint32_t pf_total; /* total non RC pf_datas */ 518eae2e508Skrishnae } pf_impl_t; 519eae2e508Skrishnae 520eae2e508Skrishnae /* bus_fm_flags field */ 521eae2e508Skrishnae #define PF_FM_READY (1 << 0) /* bus_fm_lock initialized */ 522eae2e508Skrishnae #define PF_FM_IS_NH (1 << 1) /* known as non-hardened */ 52379bed773SHans Rosenfeld #define PF_FM_IS_PASSTHRU (1 << 2) /* device is controlled by VM */ 524eae2e508Skrishnae 525eae2e508Skrishnae /* 526eae2e508Skrishnae * PCIe fabric handle lookup address flags. Used to define what type of 527eae2e508Skrishnae * transaction the address is for. These same value are defined again in 528eae2e508Skrishnae * fabric-xlate FM module. Do not modify these variables, without modifying 529eae2e508Skrishnae * those. 530eae2e508Skrishnae */ 531eae2e508Skrishnae #define PF_ADDR_DMA (1 << 0) 532eae2e508Skrishnae #define PF_ADDR_PIO (1 << 1) 533eae2e508Skrishnae #define PF_ADDR_CFG (1 << 2) 534eae2e508Skrishnae 535eae2e508Skrishnae /* PCIe fabric error scanning status flags */ 536eae2e508Skrishnae #define PF_SCAN_SUCCESS (1 << 0) 537eae2e508Skrishnae #define PF_SCAN_CB_FAILURE (1 << 1) /* hardened device callback failure */ 538eae2e508Skrishnae #define PF_SCAN_NO_ERR_IN_CHILD (1 << 2) /* no errors in bridge sec stat reg */ 539eae2e508Skrishnae #define PF_SCAN_IN_DQ (1 << 3) /* already present in the faultq */ 540eae2e508Skrishnae #define PF_SCAN_DEADLOCK (1 << 4) /* deadlock detected */ 541eae2e508Skrishnae #define PF_SCAN_BAD_RESPONSE (1 << 5) /* Incorrect device response */ 542eae2e508Skrishnae 543eae2e508Skrishnae /* PCIe fabric error handling severity return flags */ 544eae2e508Skrishnae #define PF_ERR_NO_ERROR (1 << 0) /* No error seen */ 545eae2e508Skrishnae #define PF_ERR_CE (1 << 1) /* Correctable Error */ 546eae2e508Skrishnae #define PF_ERR_NO_PANIC (1 << 2) /* Error should not panic sys */ 547eae2e508Skrishnae #define PF_ERR_MATCHED_DEVICE (1 << 3) /* Error Handled By Device */ 548eae2e508Skrishnae #define PF_ERR_MATCHED_RC (1 << 4) /* Error Handled By RC */ 549eae2e508Skrishnae #define PF_ERR_MATCHED_PARENT (1 << 5) /* Error Handled By Parent */ 550eae2e508Skrishnae #define PF_ERR_PANIC (1 << 6) /* Error should panic system */ 551eae2e508Skrishnae #define PF_ERR_PANIC_DEADLOCK (1 << 7) /* deadlock detected */ 55220513f9eSBryan Cantrill #define PF_ERR_BAD_RESPONSE (1 << 8) /* Device bad/no response */ 553fc256490SJason Beloro #define PF_ERR_MATCH_DOM (1 << 9) /* Error Handled By IO domain */ 554eae2e508Skrishnae 55520513f9eSBryan Cantrill #define PF_ERR_FATAL_FLAGS (PF_ERR_PANIC | PF_ERR_PANIC_DEADLOCK) 556eae2e508Skrishnae 557eae2e508Skrishnae #define PF_HDL_FOUND 1 558eae2e508Skrishnae #define PF_HDL_NOTFOUND 2 559eae2e508Skrishnae 560c85864d8SKrishna Elango /* 561c85864d8SKrishna Elango * PCIe Capability Device Type Pseudo Definitions. 562c85864d8SKrishna Elango * 563c85864d8SKrishna Elango * PCI_PSEUDO is used on real PCI devices. The Legacy PCI definition in the 564c85864d8SKrishna Elango * PCIe spec really refers to PCIe devices that *require* IO Space access. IO 565c85864d8SKrishna Elango * Space access is usually frowned upon now in PCIe, but there for legacy 566c85864d8SKrishna Elango * purposes. 567c85864d8SKrishna Elango */ 568c85864d8SKrishna Elango #define PCIE_PCIECAP_DEV_TYPE_RC_PSEUDO 0x100 569c85864d8SKrishna Elango #define PCIE_PCIECAP_DEV_TYPE_PCI_PSEUDO 0x101 570c85864d8SKrishna Elango 571c85864d8SKrishna Elango #define PCIE_INVALID_BDF 0xFFFF 572c85864d8SKrishna Elango #define PCIE_CHECK_VALID_BDF(x) (x != PCIE_INVALID_BDF) 573bf8fc234Set 57426947304SEvan Yan /* 57526947304SEvan Yan * Default interrupt priority for all PCI and PCIe nexus drivers including 57626947304SEvan Yan * hotplug interrupts. 57726947304SEvan Yan */ 57826947304SEvan Yan #define PCIE_INTR_PRI (LOCK_LEVEL - 1) 57926947304SEvan Yan 58026947304SEvan Yan /* 58126947304SEvan Yan * XXX - PCIE_IS_PCIE check is required in order not to invoke these macros 58226947304SEvan Yan * for non-standard PCI or PCI Express Hotplug Controllers. 58326947304SEvan Yan */ 58426947304SEvan Yan #define PCIE_ENABLE_ERRORS(dip) \ 58526947304SEvan Yan if (PCIE_IS_PCIE(PCIE_DIP2BUS(dip))) { \ 58626947304SEvan Yan pcie_enable_errors(dip); \ 58726947304SEvan Yan (void) pcie_enable_ce(dip); \ 58826947304SEvan Yan } 58926947304SEvan Yan 59026947304SEvan Yan #define PCIE_DISABLE_ERRORS(dip) \ 59126947304SEvan Yan if (PCIE_IS_PCIE(PCIE_DIP2BUS(dip))) { \ 59226947304SEvan Yan pcie_disable_errors(dip); \ 59326947304SEvan Yan } 59426947304SEvan Yan 595c0da6274SZhi-Jun Robin Fu /* 596c0da6274SZhi-Jun Robin Fu * pcie_init_buspcie_fini_bus specific flags 597c0da6274SZhi-Jun Robin Fu */ 598c0da6274SZhi-Jun Robin Fu #define PCIE_BUS_INITIAL 0x0001 599c0da6274SZhi-Jun Robin Fu #define PCIE_BUS_FINAL 0x0002 600c0da6274SZhi-Jun Robin Fu #define PCIE_BUS_ALL (PCIE_BUS_INITIAL | PCIE_BUS_FINAL) 601c0da6274SZhi-Jun Robin Fu 602fc51f9bbSKrishna Elango #ifdef DEBUG 603fc51f9bbSKrishna Elango #define PCIE_DBG pcie_dbg 604fc51f9bbSKrishna Elango /* Common Debugging shortcuts */ 605fc51f9bbSKrishna Elango #define PCIE_DBG_CFG(dip, bus_p, name, sz, off, org) \ 606fc51f9bbSKrishna Elango PCIE_DBG("%s:%d:(0x%x) %s(0x%x) 0x%x -> 0x%x\n", ddi_node_name(dip), \ 607fc51f9bbSKrishna Elango ddi_get_instance(dip), bus_p->bus_bdf, name, off, org, \ 608fc51f9bbSKrishna Elango PCIE_GET(sz, bus_p, off)) 609fc51f9bbSKrishna Elango #define PCIE_DBG_CAP(dip, bus_p, name, sz, off, org) \ 610fc51f9bbSKrishna Elango PCIE_DBG("%s:%d:(0x%x) %s(0x%x) 0x%x -> 0x%x\n", ddi_node_name(dip), \ 611fc51f9bbSKrishna Elango ddi_get_instance(dip), bus_p->bus_bdf, name, off, org, \ 612fc51f9bbSKrishna Elango PCIE_CAP_GET(sz, bus_p, off)) 613fc51f9bbSKrishna Elango #define PCIE_DBG_AER(dip, bus_p, name, sz, off, org) \ 614fc51f9bbSKrishna Elango PCIE_DBG("%s:%d:(0x%x) %s(0x%x) 0x%x -> 0x%x\n", ddi_node_name(dip), \ 615fc51f9bbSKrishna Elango ddi_get_instance(dip), bus_p->bus_bdf, name, off, org, \ 616fc51f9bbSKrishna Elango PCIE_AER_GET(sz, bus_p, off)) 617fc51f9bbSKrishna Elango 618fc51f9bbSKrishna Elango #else /* DEBUG */ 619fc51f9bbSKrishna Elango 620679c9deaSJohn Levon #define PCIE_DBG_CFG(...) (void)(0) 621679c9deaSJohn Levon #define PCIE_DBG(...) (void)(0) 622679c9deaSJohn Levon #define PCIE_ARI_DBG(...) (void)(0) 623679c9deaSJohn Levon #define PCIE_DBG_CAP(...) (void)(0) 624679c9deaSJohn Levon #define PCIE_DBG_AER(...) (void)(0) 625fc51f9bbSKrishna Elango 626fc51f9bbSKrishna Elango #endif /* DEBUG */ 627fc51f9bbSKrishna Elango 628bf8fc234Set /* PCIe Friendly Functions */ 62926947304SEvan Yan extern int pcie_init(dev_info_t *dip, caddr_t arg); 63026947304SEvan Yan extern int pcie_uninit(dev_info_t *dip); 63170f83219SEvan Yan extern int pcie_hpintr_enable(dev_info_t *dip); 63270f83219SEvan Yan extern int pcie_hpintr_disable(dev_info_t *dip); 63326947304SEvan Yan extern int pcie_intr(dev_info_t *dip); 63426947304SEvan Yan extern int pcie_open(dev_info_t *dip, dev_t *devp, int flags, int otyp, 63526947304SEvan Yan cred_t *credp); 63626947304SEvan Yan extern int pcie_close(dev_info_t *dip, dev_t dev, int flags, int otyp, 63726947304SEvan Yan cred_t *credp); 63826947304SEvan Yan extern int pcie_ioctl(dev_info_t *dip, dev_t dev, int cmd, intptr_t arg, 63926947304SEvan Yan int mode, cred_t *credp, int *rvalp); 64026947304SEvan Yan extern int pcie_prop_op(dev_t dev, dev_info_t *dip, ddi_prop_op_t prop_op, 64126947304SEvan Yan int flags, char *name, caddr_t valuep, int *lengthp); 64226947304SEvan Yan 6435b2c4190SRobert Mustacchi extern void pcie_fabric_setup(dev_info_t *dip); 644f8d2de6bSjchu extern int pcie_initchild(dev_info_t *dip); 645f8d2de6bSjchu extern void pcie_uninitchild(dev_info_t *dip); 646c0da6274SZhi-Jun Robin Fu extern int pcie_init_cfghdl(dev_info_t *dip); 647c0da6274SZhi-Jun Robin Fu extern void pcie_fini_cfghdl(dev_info_t *dip); 648eae2e508Skrishnae extern void pcie_clear_errors(dev_info_t *dip); 64913683ea2Skrishnae extern int pcie_postattach_child(dev_info_t *dip); 650eae2e508Skrishnae extern void pcie_enable_errors(dev_info_t *dip); 651eae2e508Skrishnae extern void pcie_disable_errors(dev_info_t *dip); 652eae2e508Skrishnae extern int pcie_enable_ce(dev_info_t *dip); 653eae2e508Skrishnae extern boolean_t pcie_bridge_is_link_disabled(dev_info_t *); 6549b3f4fe3SHans Rosenfeld extern boolean_t pcie_is_pci_device(dev_info_t *dip); 655f41150baSkrishnae 656c0da6274SZhi-Jun Robin Fu extern pcie_bus_t *pcie_init_bus(dev_info_t *dip, pcie_req_id_t bdf, 657c0da6274SZhi-Jun Robin Fu uint8_t flags); 658c0da6274SZhi-Jun Robin Fu extern void pcie_fini_bus(dev_info_t *dip, uint8_t flags); 659c0da6274SZhi-Jun Robin Fu extern void pcie_fab_init_bus(dev_info_t *dip, uint8_t flags); 660c0da6274SZhi-Jun Robin Fu extern void pcie_fab_fini_bus(dev_info_t *dip, uint8_t flags); 661eae2e508Skrishnae extern void pcie_rc_init_bus(dev_info_t *dip); 662eae2e508Skrishnae extern void pcie_rc_fini_bus(dev_info_t *dip); 663eae2e508Skrishnae extern void pcie_rc_init_pfd(dev_info_t *dip, pf_data_t *pfd); 664eae2e508Skrishnae extern void pcie_rc_fini_pfd(pf_data_t *pfd); 665c333dd99Sdm extern boolean_t pcie_is_child(dev_info_t *dip, dev_info_t *rdip); 666c333dd99Sdm extern int pcie_get_bdf_from_dip(dev_info_t *dip, pcie_req_id_t *bdf); 667eae2e508Skrishnae extern dev_info_t *pcie_get_my_childs_dip(dev_info_t *dip, dev_info_t *rdip); 668eae2e508Skrishnae extern uint32_t pcie_get_bdf_for_dma_xfer(dev_info_t *dip, dev_info_t *rdip); 6690114761dSAlan Adamson, SD OSSD extern int pcie_dev(dev_info_t *dip); 6700114761dSAlan Adamson, SD OSSD extern int pcie_root_port(dev_info_t *dip); 6713221df98SKrishna Elango extern void pcie_set_rber_fatal(dev_info_t *dip, boolean_t val); 6723221df98SKrishna Elango extern boolean_t pcie_get_rber_fatal(dev_info_t *dip); 673eae2e508Skrishnae 674eae2e508Skrishnae extern uint32_t pcie_get_aer_uce_mask(); 675eae2e508Skrishnae extern uint32_t pcie_get_aer_ce_mask(); 676eae2e508Skrishnae extern uint32_t pcie_get_aer_suce_mask(); 677eae2e508Skrishnae extern uint32_t pcie_get_serr_mask(); 678eae2e508Skrishnae extern void pcie_set_aer_uce_mask(uint32_t mask); 679eae2e508Skrishnae extern void pcie_set_aer_ce_mask(uint32_t mask); 680eae2e508Skrishnae extern void pcie_set_aer_suce_mask(uint32_t mask); 681eae2e508Skrishnae extern void pcie_set_serr_mask(uint32_t mask); 682fc51f9bbSKrishna Elango extern void pcie_init_plat(dev_info_t *dip); 683fc51f9bbSKrishna Elango extern void pcie_fini_plat(dev_info_t *dip); 68426947304SEvan Yan extern int pcie_read_only_probe(dev_info_t *, char *, dev_info_t **); 68526947304SEvan Yan extern dev_info_t *pcie_func_to_dip(dev_info_t *dip, pcie_req_id_t function); 68626947304SEvan Yan extern int pcie_ari_disable(dev_info_t *dip); 68726947304SEvan Yan extern int pcie_ari_enable(dev_info_t *dip); 68826947304SEvan Yan 68926947304SEvan Yan #define PCIE_ARI_FORW_NOT_SUPPORTED 0 69026947304SEvan Yan #define PCIE_ARI_FORW_SUPPORTED 1 69126947304SEvan Yan 69226947304SEvan Yan extern int pcie_ari_supported(dev_info_t *dip); 69326947304SEvan Yan 69426947304SEvan Yan #define PCIE_ARI_FORW_DISABLED 0 69526947304SEvan Yan #define PCIE_ARI_FORW_ENABLED 1 69626947304SEvan Yan 69726947304SEvan Yan extern int pcie_ari_is_enabled(dev_info_t *dip); 69826947304SEvan Yan 69926947304SEvan Yan #define PCIE_NOT_ARI_DEVICE 0 70026947304SEvan Yan #define PCIE_ARI_DEVICE 1 70126947304SEvan Yan 70226947304SEvan Yan extern int pcie_ari_device(dev_info_t *dip); 70326947304SEvan Yan extern int pcie_ari_get_next_function(dev_info_t *dip, int *func); 704bf8fc234Set 705bf8fc234Set /* PCIe error handling functions */ 706fc256490SJason Beloro extern void pf_eh_enter(pcie_bus_t *bus_p); 707fc256490SJason Beloro extern void pf_eh_exit(pcie_bus_t *bus_p); 708bf8fc234Set extern int pf_scan_fabric(dev_info_t *rpdip, ddi_fm_error_t *derr, 709eae2e508Skrishnae pf_data_t *root_pfd_p); 71079bed773SHans Rosenfeld extern void pf_set_passthru(dev_info_t *, boolean_t); 711eae2e508Skrishnae extern void pf_init(dev_info_t *, ddi_iblock_cookie_t, ddi_attach_cmd_t); 712eae2e508Skrishnae extern void pf_fini(dev_info_t *, ddi_detach_cmd_t); 713eae2e508Skrishnae extern int pf_hdl_lookup(dev_info_t *, uint64_t, uint32_t, uint64_t, 714eae2e508Skrishnae pcie_req_id_t); 715eae2e508Skrishnae extern int pf_tlp_decode(pcie_bus_t *, pf_pcie_adv_err_regs_t *); 716a2de976fSPavel Potoplyak extern void pcie_force_fullscan(); 7177c478bd9Sstevel@tonic-gate 71826947304SEvan Yan #ifdef DEBUG 71926947304SEvan Yan extern uint_t pcie_debug_flags; 72026947304SEvan Yan extern void pcie_dbg(char *fmt, ...); 72126947304SEvan Yan #endif /* DEBUG */ 72226947304SEvan Yan 723fc256490SJason Beloro /* PCIe IOV functions */ 724fc256490SJason Beloro extern dev_info_t *pcie_find_dip_by_bdf(dev_info_t *rootp, pcie_req_id_t bdf); 725fc256490SJason Beloro 726fc256490SJason Beloro extern boolean_t pf_in_bus_range(pcie_bus_t *, pcie_req_id_t); 727fc256490SJason Beloro extern boolean_t pf_in_assigned_addr(pcie_bus_t *, uint64_t); 728fc256490SJason Beloro extern int pf_pci_decode(pf_data_t *, uint16_t *); 729fc256490SJason Beloro extern pcie_bus_t *pf_find_busp_by_bdf(pf_impl_t *, pcie_req_id_t); 730fc256490SJason Beloro extern pcie_bus_t *pf_find_busp_by_addr(pf_impl_t *, uint64_t); 731fc256490SJason Beloro extern pcie_bus_t *pf_find_busp_by_aer(pf_impl_t *, pf_data_t *); 732fc256490SJason Beloro extern pcie_bus_t *pf_find_busp_by_saer(pf_impl_t *, pf_data_t *); 733fc256490SJason Beloro 734fc256490SJason Beloro extern int pciev_eh(pf_data_t *, pf_impl_t *); 735fc256490SJason Beloro extern pcie_bus_t *pciev_get_affected_dev(pf_impl_t *, pf_data_t *, 736fc256490SJason Beloro uint16_t, uint16_t); 737fc256490SJason Beloro extern void pciev_eh_exit(pf_data_t *, uint_t); 738fc256490SJason Beloro extern boolean_t pcie_in_domain(pcie_bus_t *, uint_t); 739fc256490SJason Beloro 740b3d69c05SRobert Mustacchi /* Link Bandwidth Monitoring */ 741b3d69c05SRobert Mustacchi extern boolean_t pcie_link_bw_supported(dev_info_t *); 742b3d69c05SRobert Mustacchi extern int pcie_link_bw_enable(dev_info_t *); 743b3d69c05SRobert Mustacchi extern int pcie_link_bw_disable(dev_info_t *); 744b3d69c05SRobert Mustacchi 745b3d69c05SRobert Mustacchi /* Link Management */ 746b3d69c05SRobert Mustacchi extern int pcie_link_set_target(dev_info_t *, pcie_link_speed_t); 747b3d69c05SRobert Mustacchi extern int pcie_link_retrain(dev_info_t *); 748b3d69c05SRobert Mustacchi 749fc256490SJason Beloro #define PCIE_ZALLOC(data) kmem_zalloc(sizeof (data), KM_SLEEP) 750fc256490SJason Beloro 751fc256490SJason Beloro 7527c478bd9Sstevel@tonic-gate #ifdef __cplusplus 7537c478bd9Sstevel@tonic-gate } 7547c478bd9Sstevel@tonic-gate #endif 7557c478bd9Sstevel@tonic-gate 756f8d2de6bSjchu #endif /* _SYS_PCIE_IMPL_H */ 757