Home
last modified time | relevance | path

Searched refs:t4_write_reg (Results 1 – 8 of 8) sorted by relevance

/illumos-gate/usr/src/uts/common/io/cxgbe/common/
H A Dt4_hw.c87 t4_write_reg(adapter, addr, v | val); in t4_set_reg_field()
132 t4_write_reg(adap, data_reg, *vals++); in t4_write_indirect()
492 t4_write_reg(adap, ctl_reg, in t4_wr_mbox_meat_timeout()
654 t4_write_reg(adap, ctl_reg, in t4_wr_mbox_meat_timeout_panic()
823 t4_write_reg(adap, in t4_memory_rw_addr()
882 t4_write_reg(adap, in t4_memory_rw_addr()
3436 t4_write_reg(adapter, A_SF_OP, in sf1_read()
5127 t4_write_reg(adapter, addr, v); in mem_intr_handler()
10091 t4_write_reg(adapter, a_port_cfg, in t4_shutdown_adapter()
11888 t4_write_reg(adap, in t4_clr_port_stats()
[all …]
/illumos-gate/usr/src/uts/common/io/cxgbe/t4nex/
H A Dt4_sge.c306 t4_write_reg(sc, A_SGE_FL_BUFFER_SIZE0, rx_buf_size); in t4_sge_init()
308 t4_write_reg(sc, A_SGE_INGRESS_RX_THRESHOLD, in t4_sge_init()
314 t4_write_reg(sc, A_SGE_TIMER_VALUE_0_AND_1, in t4_sge_init()
317 t4_write_reg(sc, A_SGE_TIMER_VALUE_2_AND_3, in t4_sge_init()
320 t4_write_reg(sc, A_SGE_TIMER_VALUE_4_AND_5, in t4_sge_init()
686 t4_write_reg(iq->adapter, MYPF_REG(A_SGE_PF_GTS), in t4_intr_rx_work()
726 t4_write_reg(sc, MYPF_REG(A_PCIE_PF_CLI), 0); in t4_intr_err()
833 t4_write_reg(sc, MYPF_REG(A_SGE_PF_GTS), in t4_ring_rx()
947 t4_write_reg(sc, MYPF_REG(A_SGE_PF_GTS), in service_iq()
3184 t4_write_reg(sc, MYPF_REG(A_SGE_PF_KDOORBELL), in ring_tx_db()
[all …]
H A Dt4_nexus.c445 t4_write_reg(sc, A_SGE_STAT_CFG, in t4_devo_attach()
504 t4_write_reg(sc, A_TP_SHIFT_CNT, V_SYNSHIFTMAX(6) | V_RXTSHIFTMAXR1(4) | in t4_devo_attach()
507 t4_write_reg(sc, A_ULP_RX_TDDP_PSZ, V_HPZ0(PAGE_SHIFT - 12)); in t4_devo_attach()
958 t4_write_reg(sc, A_PL_RST, F_PIORSTMODE | F_PIORST); in t4_devo_quiesce()
1478 t4_write_reg(sc, mw_base + off + i, *cfdata++); in upload_config_file()
1782 t4_write_reg(sc, PCIE_MEM_ACCESS_REG(A_PCIE_MEM_ACCESS_BASE_WIN, 0), in setup_memwin()
1786 t4_write_reg(sc, PCIE_MEM_ACCESS_REG(A_PCIE_MEM_ACCESS_BASE_WIN, 1), in setup_memwin()
1790 t4_write_reg(sc, PCIE_MEM_ACCESS_REG(A_PCIE_MEM_ACCESS_BASE_WIN, 2), in setup_memwin()
1824 t4_write_reg(sc, reg, start | pf); in position_memwin()
2897 t4_write_reg(sc, MYPF_REG(A_SGE_PF_GTS),
[all …]
H A Dcudbg_lib.c2925 t4_write_reg(padap, A_CIM_HOST_ACC_CTRL, addr); in cim_ha_rreg()
3517 t4_write_reg(padap, A_MPS_CLS_TCAM_DATA2_CTL, ctl); in collect_mps_tcam()
3545 t4_write_reg(padap, A_MPS_CLS_TCAM_DATA2_CTL, ctl); in collect_mps_tcam()
3692 t4_write_reg(padap, A_LE_DB_DBGI_REQ_DATA + (i << 2), 0); in cudbg_read_tid()
3696 t4_write_reg(padap, A_LE_DB_DBGI_REQ_TCAM_CMD, val); in cudbg_read_tid()
3702 t4_write_reg(padap, A_LE_DB_DBGI_CONFIG, val); in cudbg_read_tid()
H A Dt4_ioctl.c142 t4_write_reg(sc, r.reg, r.value); in reg_rw()
H A Dadapter.h694 t4_write_reg(struct adapter *sc, uint32_t reg, uint32_t val) in t4_write_reg() function
H A Dcudbg_wtp.c275 t4_write_reg(padap, A_SGE_DEBUG_INDEX, (u32)i); in read_sge_debug_data()
H A Dt4_mac.c865 t4_write_reg(sc, MYPF_REG(A_SGE_PF_GTS), in t4_ring_intr_enable()