Home
last modified time | relevance | path

Searched refs:inl (Results 1 – 25 of 45) sorted by relevance

12

/illumos-gate/usr/src/lib/libkmf/libkmf/common/
H A Dpem_encode.c142 unsigned char *in, int inl) in PEM_EncodeUpdate() argument
148 if (inl == 0) in PEM_EncodeUpdate()
150 if ((ctx->num+inl) < ctx->length) { in PEM_EncodeUpdate()
152 ctx->num += inl; in PEM_EncodeUpdate()
159 inl -= i; in PEM_EncodeUpdate()
168 while (inl >= ctx->length) { in PEM_EncodeUpdate()
171 inl -= ctx->length; in PEM_EncodeUpdate()
178 if (inl != 0) in PEM_EncodeUpdate()
180 ctx->num = inl; in PEM_EncodeUpdate()
323 unsigned char *in, int inl) in PEM_DecodeUpdate() argument
[all …]
/illumos-gate/usr/src/tools/smatch/src/validation/
H A Dsizeof-function.c4 static inline int inl(int *a) in inl() function
19 s += sizeof &inl; in test()
27 s += sizeof inl; in test()
28 s += sizeof *inl; in test()
/illumos-gate/usr/src/grub/grub-0.97/netboot/
H A Dsis900.c210 if(inl(ee_addr) & EEGNT) { in sis96x_get_mac_addr()
282 rfcrSave = inl(rfcr + ioaddr); in sis635_get_mac_addr()
431 #define eeprom_delay() inl(ee_addr)
486 #define sis900_mdio_delay() inl(mdio_addr)
612 outl(RxENA| inl(ioaddr + cr), ioaddr + cr); in sis900_init()
663 rfcrSave = inl(rfcr + ioaddr); in sis900_init_rxfilter()
678 i, inl(ioaddr + rfdr)); in sis900_init_rxfilter()
706 inl(ioaddr + txdp)); in sis900_init_txd()
740 inl(ioaddr + rxdp)); in sis900_init_rxd()
803 if( inl(ioaddr + cfg) & EDB_MASTER_EN ) { in sis900_check_mode()
[all …]
H A Dnatsemi.c295 u32 chip_config = inl(ioaddr + ChipConfig); in natsemi_probe()
304 nic_name, (int)inl(ioaddr + 0x84), advertising); in natsemi_probe()
312 SavedClkRun = inl(ioaddr + ClkRun); in natsemi_probe()
333 #define eeprom_delay(ee_addr) inl(ee_addr)
372 retval |= (inl(ee_addr) & EE_DataOut) ? 1 << i : 0; in eeprom_read()
391 return inl(ioaddr + 0x80 + (location<<2)) & 0xffff; in mdio_read()
462 if (inl(ioaddr + SiliconRev) == 0x302) { in natsemi_reset()
515 inl(ioaddr + TxRingPtr)); in natsemi_init_txd()
549 inl(ioaddr + RxRingPtr)); in natsemi_init_rxd()
573 int duplex = inl(ioaddr + ChipConfig) & 0x20000000 ? 1 : 0; in natsemi_check_duplex()
[all …]
H A Ddavicom.c97 #define eeprom_delay() inl(ee_addr)
317 phy_data=(inl(ee_addr)>>19) & 0x1; in phy_read_1bit()
414 retval = (retval << 1) | ((inl(ee_addr) & EE_DATA_READ) ? 1 : 0); in read_eeprom()
482 outl(inl(ioaddr + CSR6) & ~0x00002002, ioaddr + CSR6); in davicom_reset()
509 outl(inl(ioaddr + CSR6) | 0x00002000, ioaddr + CSR6); in davicom_reset()
530 outl(inl(ioaddr + CSR6) | 0x00000002, ioaddr + CSR6); in davicom_reset()
629 outl(inl(ioaddr + CSR6) & ~0x00002002, ioaddr + CSR6); in davicom_disable()
632 (volatile unsigned long)inl(ioaddr + CSR8); in davicom_disable()
676 outl(inl(ioaddr + CSR6) & ~0x00002002, ioaddr + CSR6); in davicom_probe()
679 (volatile unsigned long)inl(ioaddr + CSR8); in davicom_probe()
H A Dtulip.c361 #define eeprom_delay() inl(ee_addr)
549 #define mdio_delay() inl(mdio_addr)
580 inl(ioaddr + 0xA0); in mdio_read()
581 inl(ioaddr + 0xA0); in mdio_read()
593 return inl(ioaddr + 0xD0); in mdio_read()
935 int csr6 = inl(ioaddr + CSR6) & ~0x00D5; in set_rx_mode()
1075 u32 csr6 = inl(ioaddr + CSR6); in tulip_transmit()
1699 u32 phy_reg = inl(ioaddr + 0xB8); in pnic_do_nway()
1884 inl(ioaddr + CSR12)); in select_media()
1922 int csr12 = inl(ioaddr + CSR12); in select_media()
[all …]
H A Dsundance.c412 outl(inl(BASE + ASICCtrl) | 0x0c, BASE + ASICCtrl); in sundance_reset()
440 sdc->nic_name, (int) inl(BASE + RxStatus), in sundance_reset()
441 (int) inw(BASE + TxStatus), (int) inl(BASE + MACCtrl0), in sundance_reset()
680 if (inl(BASE + ASICCtrl) & 0x80) { in sundance_probe()
705 dprintf(("ASIC Control is %x.\n", inl(BASE + ASICCtrl))); in sundance_probe()
707 dprintf(("ASIC Control is now %x.\n", inl(BASE + ASICCtrl))); in sundance_probe()
H A Dpcnet32.c350 return (inl(addr + PCNET32_DWIO_RDP) & 0xffff); in pcnet32_dwio_read_csr()
362 return (inl(addr + PCNET32_DWIO_BDP) & 0xffff); in pcnet32_dwio_read_bcr()
373 return (inl(addr + PCNET32_DWIO_RAP) & 0xffff); in pcnet32_dwio_read_rap()
383 inl(addr + PCNET32_DWIO_RESET); in pcnet32_dwio_reset()
389 return ((inl(addr + PCNET32_DWIO_RAP) & 0xffff) == 88); in pcnet32_dwio_check()
H A D3c90x.c402 cfg = inl(INF_3C90X.IOAddr + regInternalConfig_3_l); in a3c90x_reset()
525 while(inl(INF_3C90X.IOAddr + regDnListPtr_l) != 0) in a3c90x_transmit()
912 cfg = inl(INF_3C90X.IOAddr + regInternalConfig_3_l); in a3c90x_probe()
H A Depic100.c478 retval = (retval << 1) | ((inl(eectl) & EE_DATA_READ) ? 1 : 0); in read_eeprom()
502 if ((inl(mmctl) & MII_READOP) == 0) in mii_read()
H A D3c595.c373 vx_connector = (inl(BASE + VX_W3_INTERNAL_CFG) in vxgetlink()
413 j = inl(BASE + VX_W3_INTERNAL_CFG) & ~INTERNAL_CONNECTOR_MASK; in vxsetlink()
/illumos-gate/usr/src/ucblib/libucb/port/gen/
H A Dnlist.c154 struct nlist *inl; in _elf_nlist() local
160 for (inl = list, nreq = 0; inl->n_name && inl->n_name[0]; ++inl, nreq++) in _elf_nlist()
366 struct nlist *p, *inl; in _coff_nlist() local
389 for (inl = list, nreq = 0; inl->n_name && inl->n_name[0]; ++inl, nreq++) in _coff_nlist()
/illumos-gate/usr/src/test/bhyve-tests/tests/kdev/
H A Dpayload_utils.s51 ENTRY(inl) function
53 inl (%dx)
55 SET_SIZE(inl)
H A Dpayload_vpmtmr_freq.c27 start = inl(IOP_PMTMR); in start()
31 end = inl(IOP_PMTMR); in start()
H A Dpayload_utils.h27 uint32_t inl(uint16_t);
H A Dpayload_vlapic_freq.c80 divisor = inl(IOP_TEST_PARAM); in start()
/illumos-gate/usr/src/tools/smatch/src/validation/expand/
H A Dfunction-pointer.c5 inline struct s *inl(struct s *p) in inl() function
13 inl(s)->fun(); in tst()
/illumos-gate/usr/src/uts/i86pc/os/
H A Dpci_neptune.c73 if ((inl(PCI_CADDR2(0, PCI_CONF_VENID)) != 0x04a38086) || in pci_check_neptune()
94 tmp = inl(PCI_CONFADD); in pci_check_neptune()
106 if (inl(PCI_CONFDATA) != ((0x04a3 << 16) | 0x8086)) { in pci_check_neptune()
H A Dpci_mech1.c106 val = inl(PCI_CONFDATA); in pci_mech1_getl()
H A Dpci_mech2.c117 val = inl(PCI_CADDR2(device, reg)); in pci_mech2_getl()
H A Dpci_mech1_amd.c153 val = inl(PCI_CONFDATA); in pci_mech1_amd_getl()
/illumos-gate/usr/src/uts/intel/asm/
H A Dsunddi.h68 inl(int port) in inl() function
/illumos-gate/usr/src/uts/intel/ml/
H A Dddi_i86_asm.s88 inl (%dx)
292 inl (%dx)
421 inl (%dx)
/illumos-gate/usr/src/uts/intel/os/
H A Dddi_i86.c522 return (ddi_swap32(inl((uintptr_t)addr))); in i_ddi_io_swap_get32()
689 *h++ = ddi_swap32(inl(port)); in i_ddi_io_swap_rep_get32()
692 *h++ = ddi_swap32(inl(port)); in i_ddi_io_swap_rep_get32()
1030 val = inl((uintptr_t)addr); in i_ddi_prot_io_get32()
1090 val = ddi_swap32(inl((uintptr_t)addr)); in i_ddi_prot_io_swap_get32()
1295 if ((*h++ = inl(port)) == 0xffffffff) in i_ddi_prot_io_rep_get32()
1299 if ((*h++ = inl(port)) == 0xffffffff) in i_ddi_prot_io_rep_get32()
1479 if ((*h++ = ddi_swap32(inl(port))) == 0xffffffff) in i_ddi_prot_io_swap_rep_get32()
1483 if ((*h++ = ddi_swap32(inl(port))) == 0xffffffff) in i_ddi_prot_io_swap_rep_get32()
/illumos-gate/usr/src/cmd/mdb/intel/amd64/kmdb/
H A Dkmdb_asmutil.s145 4: inl (%dx)

12