Home
last modified time | relevance | path

Searched refs:TXDMA_REG_WRITE64 (Results 1 – 8 of 8) sorted by relevance

/illumos-gate/usr/src/uts/common/io/hxge/
H A Dhpi_txdma.c105 TXDMA_REG_WRITE64(handle, TDC_TDR_CFG, channel, cfg.value); in hpi_txdma_channel_control()
112 TXDMA_REG_WRITE64(handle, TDC_TDR_CFG, channel, cfg.value); in hpi_txdma_channel_control()
122 TXDMA_REG_WRITE64(handle, TDC_TDR_CFG, channel, cfg.value); in hpi_txdma_channel_control()
129 TXDMA_REG_WRITE64(handle, TDC_TDR_CFG, channel, cfg.value); in hpi_txdma_channel_control()
136 TXDMA_REG_WRITE64(handle, TDC_TDR_CFG, channel, cfg.value); in hpi_txdma_channel_control()
151 TXDMA_REG_WRITE64(handle, TDC_STAT, channel, cs.value); in hpi_txdma_channel_control()
183 TXDMA_REG_WRITE64(handle, TDC_STAT, channel, cs_p->value); in hpi_txdma_control_status()
188 TXDMA_REG_WRITE64(handle, TDC_STAT, channel, in hpi_txdma_control_status()
226 TXDMA_REG_WRITE64(handle, TDC_INT_MASK, channel, in hpi_txdma_event_mask()
299 TXDMA_REG_WRITE64(handle, TDC_MBL, channel, ml.value); in hpi_txdma_mbox_config()
[all …]
H A Dhpi_txdma.h55 #define TXDMA_REG_WRITE64(handle, reg, channel, data) \ macro
H A Dhxge_txdma.c175 TXDMA_REG_WRITE64(handle, TDC_TDR_KICK, channel, 0); in hxge_reset_txdma_channel()
2641 TXDMA_REG_WRITE64(hxgep->hpi_handle, TDC_STAT_INT_DBG, channel, 0); in hxge_tx_err_evnts()
2774 TXDMA_REG_WRITE64(handle, TDC_TDR_KICK, channel, 0); in hxge_txdma_fatal_err_recover()
H A Dhxge_send.c767 TXDMA_REG_WRITE64(HXGE_DEV_HPI_HANDLE(hxgep), in hxge_start()
/illumos-gate/usr/src/uts/common/io/nxge/npi/
H A Dnpi_tx_wr64.h35 static void TXDMA_REG_WRITE64(npi_handle_t, uint64_t, int, uint64_t);
36 #pragma inline(TXDMA_REG_WRITE64)
120 TXDMA_REG_WRITE64( in TXDMA_REG_WRITE64() function
H A Dnpi_txdma.c223 TXDMA_REG_WRITE64(handle, tdc_dmc_offset[i], tdc, value); in npi_txdma_tdc_regs_zero()
933 TXDMA_REG_WRITE64(handle, TX_CS_REG, channel, cs.value); in npi_txdma_channel_control()
1056 TXDMA_REG_WRITE64(handle, TX_CS_REG, channel, in npi_txdma_control_status()
1117 TXDMA_REG_WRITE64(handle, TX_ENT_MSK_REG, channel, in npi_txdma_event_mask()
1123 TXDMA_REG_WRITE64(handle, TX_ENT_MSK_REG, channel, in npi_txdma_event_mask()
1185 TXDMA_REG_WRITE64(handle, TX_ENT_MSK_REG, channel, in npi_txdma_event_mask_config()
1191 TXDMA_REG_WRITE64(handle, TX_ENT_MSK_REG, channel, in npi_txdma_event_mask_config()
1196 TXDMA_REG_WRITE64(handle, TX_ENT_MSK_REG, channel, in npi_txdma_event_mask_config()
1241 TXDMA_REG_WRITE64(handle, TX_ENT_MSK_REG, channel, in npi_txdma_event_mask_mk_out()
1278 TXDMA_REG_WRITE64(handle, TX_ENT_MSK_REG, channel, in npi_txdma_event_mask_mk_in()
[all …]
/illumos-gate/usr/src/uts/common/io/nxge/
H A Dnxge_txdma.c288 TXDMA_REG_WRITE64(handle, TX_RING_KICK_REG, channel, 0); in nxge_reset_txdma_channel()
3261 TXDMA_REG_WRITE64(nxgep->npi_handle, TDMC_INTR_DBG_REG, channel, 0); in nxge_tx_err_evnts()
3332 TXDMA_REG_WRITE64(handle, TX_RING_KICK_REG, channel, 0); in nxge_txdma_fatal_err_recover()
3513 TXDMA_REG_WRITE64(handle, TX_RING_KICK_REG, tdc, 0); in nxge_tx_port_fatal_err_recover()
3673 TXDMA_REG_WRITE64(nxgep->npi_handle, TDMC_INTR_DBG_REG, in nxge_txdma_inject_err()
H A Dnxge_send.c995 TXDMA_REG_WRITE64( in nxge_start()
1038 TXDMA_REG_WRITE64(NXGE_DEV_NPI_HANDLE(nxgep), in nxge_start()