Home
last modified time | relevance | path

Searched refs:TXC_FZC_CNTL_REG_WRITE64 (Results 1 – 3 of 3) sorted by relevance

/illumos-gate/usr/src/uts/common/io/nxge/npi/
H A Dnpi_txc.c611 TXC_FZC_CNTL_REG_WRITE64(handle, TXC_PORT_DMA_ENABLE_REG, port, in npi_txc_port_dma_enable()
662 TXC_FZC_CNTL_REG_WRITE64(handle, TXC_PORT_DMA_ENABLE_REG, port, in npi_txc_port_dma_channel_enable()
700 TXC_FZC_CNTL_REG_WRITE64(handle, TXC_PORT_DMA_ENABLE_REG, port, in npi_txc_port_dma_channel_disable()
891 TXC_FZC_CNTL_REG_WRITE64(handle, TXC_ROECC_ST_REG, port, in npi_txc_ro_states_get()
911 TXC_FZC_CNTL_REG_WRITE64(handle, TXC_RO_CTL_REG, port, ctl.value); in npi_txc_ro_states_get()
921 TXC_FZC_CNTL_REG_WRITE64(handle, TXC_ROECC_ST_REG, port, 0); in npi_txc_ro_ecc_state_clr()
977 TXC_FZC_CNTL_REG_WRITE64(handle, TXC_SFECC_ST_REG, port, in npi_txc_sf_states_get()
996 TXC_FZC_CNTL_REG_WRITE64(handle, TXC_SFECC_ST_REG, port, 0); in npi_txc_sf_ecc_state_clr()
H A Dnpi_txc.h77 #define TXC_FZC_CNTL_REG_WRITE64(handle, reg, port, data) \ macro
/illumos-gate/usr/src/uts/common/io/nxge/
H A Dnxge_txc.c448 TXC_FZC_CNTL_REG_WRITE64(handle, TXC_ROECC_CTL_REG, in nxge_txc_handle_port_errors()
482 TXC_FZC_CNTL_REG_WRITE64(handle, TXC_SFECC_CTL_REG, portn, 0); in nxge_txc_handle_port_errors()
540 TXC_FZC_CNTL_REG_WRITE64(nxgep->npi_handle, TXC_ROECC_CTL_REG, in nxge_txc_inject_err()
554 TXC_FZC_CNTL_REG_WRITE64(nxgep->npi_handle, TXC_SFECC_CTL_REG, in nxge_txc_inject_err()