/illumos-gate/usr/src/uts/common/io/arn/ |
H A D | arn_calib.c | 123 nf = MS(REG_READ(ah, AR_PHY_CH1_CCA), in ath9k_hw_do_getnf() 126 nf = MS(REG_READ(ah, AR_PHY_CH1_CCA), in ath9k_hw_do_getnf() 136 nf = MS(REG_READ(ah, AR_PHY_CH2_CCA), in ath9k_hw_do_getnf() 146 nf = MS(REG_READ(ah, AR_PHY_EXT_CCA), in ath9k_hw_do_getnf() 149 nf = MS(REG_READ(ah, AR_PHY_EXT_CCA), in ath9k_hw_do_getnf() 883 regVal = REG_READ(ah, 0x7834); in ath9k_hw_9285_pa_cal() 886 regVal = REG_READ(ah, 0x9808); in ath9k_hw_9285_pa_cal() 911 regVal = REG_READ(ah, 0x7834); in ath9k_hw_9285_pa_cal() 915 regVal = REG_READ(ah, 0x7834); in ath9k_hw_9285_pa_cal() 937 regVal = REG_READ(ah, 0x7834); in ath9k_hw_9285_pa_cal() [all …]
|
H A D | arn_ani.c | 470 txFrameCount = REG_READ(ah, AR_TFCNT); in ath9k_hw_ani_get_listen_time() 471 rxFrameCount = REG_READ(ah, AR_RFCNT); in ath9k_hw_ani_get_listen_time() 472 cycleCount = REG_READ(ah, AR_CCCNT); in ath9k_hw_ani_get_listen_time() 601 phyCnt1 = REG_READ(ah, AR_PHY_ERR_1); in ath9k_hw_ani_monitor() 602 phyCnt2 = REG_READ(ah, AR_PHY_ERR_2); in ath9k_hw_ani_monitor() 715 uint32_t rc = REG_READ(ah, AR_RCCNT); in ath9k_hw_GetMibCycleCountsPct() 716 uint32_t rf = REG_READ(ah, AR_RFCNT); in ath9k_hw_GetMibCycleCountsPct() 717 uint32_t tf = REG_READ(ah, AR_TFCNT); in ath9k_hw_GetMibCycleCountsPct() 718 uint32_t cc = REG_READ(ah, AR_CCCNT); in ath9k_hw_GetMibCycleCountsPct() 774 phyCnt1 = REG_READ(ah, AR_PHY_ERR_1); in ath9k_hw_procmibevent() [all …]
|
H A D | arn_mac.c | 120 REG_READ(ah, AR_OBS_BUS_1))); in ath9k_hw_dmaRegDump() 122 "AR_CR 0x%x \n", REG_READ(ah, AR_CR))); in ath9k_hw_dmaRegDump() 128 return (REG_READ(ah, AR_QTXDP(q))); in ath9k_hw_gettxbuf() 158 if (REG_READ(ah, AR_Q_TXE) & (1 << q)) in ath9k_hw_numtxpending() 178 txcfg = REG_READ(ah, AR_TXCFG); in ath9k_hw_updatetxtriglevel() 216 tsfLow = REG_READ(ah, AR_TSF_L32); in ath9k_hw_stoptxdma() 859 REG_READ(ah, AR_QMISC(q)) | in ath9k_hw_resettxqueue() 866 REG_READ(ah, AR_DMISC(q)) | in ath9k_hw_resettxqueue() 871 REG_READ(ah, AR_DMISC(q)) | in ath9k_hw_resettxqueue() 1047 reg = REG_READ(ah, AR_OBS_BUS_1); in ath9k_hw_setrxabort() [all …]
|
H A D | arn_hw.c | 307 val = REG_READ(ah, AR_SREV); in ath9k_hw_read_revisions() 372 regHold[i] = REG_READ(ah, addr); in ath9k_hw_chip_test() 376 rdData = REG_READ(ah, addr); in ath9k_hw_chip_test() 390 rdData = REG_READ(ah, addr); in ath9k_hw_chip_test() 1614 val = REG_READ(ah, AR_STA_ID1); in ath9k_hw_set_operating_mode() 2589 mask = REG_READ(ah, AR_CFG); in ath9k_hw_reset() 3056 isr = REG_READ(ah, AR_ISR); in ath9k_hw_getisr() 3069 isr = REG_READ(ah, AR_ISR); in ath9k_hw_getisr() 3203 (void) REG_READ(ah, AR_IER); in ath9k_hw_set_interrupts() 3776 tmp = REG_READ(ah, addr); in ath9k_hw_gpio_cfg_output_mux() [all …]
|
H A D | arn_phy.c | 69 txctl = REG_READ(ah, AR_PHY_CCK_TX_CTRL); in ath9k_hw_set_channel() 123 reg32 = REG_READ(ah, AR_PHY_SYNTH_CONTROL); in ath9k_hw_ar9280_set_channel() 134 txctl = REG_READ(ah, AR_PHY_CCK_TX_CTRL); in ath9k_hw_ar9280_set_channel() 448 (REG_READ(ah, PHY_SWITCH_CHAIN_0) & ~0x38) in ath9k_hw_decrease_chain_power() 449 | ((REG_READ(ah, PHY_SWITCH_CHAIN_0) >> 3) & 0x38)); in ath9k_hw_decrease_chain_power()
|
H A D | arn_eeprom.c | 66 regVal = REG_READ(ah, reg) & ~mask; in ath9k_hw_analog_shift_rmw() 141 *data = MS(REG_READ(ah, AR_EEPROM_STATUS_DATA), in ath9k_hw_eeprom_read() 1054 (uint16_t)(MS(REG_READ(ah, AR_PHY_TPCRG5), in ath9k_hw_set_def_power_cal_table() 2273 (REG_READ(ah, in ath9k_hw_eeprom_set_def_board_values() 2283 (REG_READ(ah, in ath9k_hw_eeprom_set_def_board_values() 2305 (REG_READ(ah, in ath9k_hw_eeprom_set_def_board_values() 2314 (REG_READ(ah, in ath9k_hw_eeprom_set_def_board_values() 2487 regVal = REG_READ(ah, 0x99ac); in ath9k_hw_eeprom_set_4k_board_values() 2495 regVal = REG_READ(ah, 0x99ac); in ath9k_hw_eeprom_set_4k_board_values() 2496 regVal = REG_READ(ah, 0xa208); in ath9k_hw_eeprom_set_4k_board_values() [all …]
|
H A D | arn_ath9k.h | 613 #define REG_READ(_ah, _reg) arn_ioread32((_ah), (_reg)) macro 621 REG_WRITE(_a, _r, (REG_READ(_a, _r) & ~(_clr)) | (_set)) 624 (REG_READ(_a, _r) & ~_f) | (((_v) << _f##_S) & _f)) 626 REG_WRITE(_a, _r, REG_READ(_a, _r) | _f) 628 REG_WRITE(_a, _r, REG_READ(_a, _r) & ~_f)
|