Home
last modified time | relevance | path

Searched refs:PIPE_CONTROL_DEPTH_CACHE_FLUSH (Results 1 – 2 of 2) sorted by relevance

/gfx-drm/usr/src/uts/intel/io/i915/
H A Dintel_ringbuffer.c235 flags |= PIPE_CONTROL_DEPTH_CACHE_FLUSH; in gen6_render_ring_flush()
333 flags |= PIPE_CONTROL_DEPTH_CACHE_FLUSH; in gen7_render_ring_flush()
H A Di915_reg.h416 #define PIPE_CONTROL_DEPTH_CACHE_FLUSH (1<<0) macro