Home
last modified time | relevance | path

Searched refs:GEN6_PMIIR (Results 1 – 4 of 4) sorted by relevance

/gfx-drm/usr/src/uts/intel/io/i915/
H A Di915_irq.c931 pm_iir = I915_READ(GEN6_PMIIR); in valleyview_irq_handler()
988 I915_WRITE(GEN6_PMIIR, pm_iir); in valleyview_irq_handler()
1219 pm_iir = I915_READ(GEN6_PMIIR); in ivybridge_irq_handler()
1225 I915_WRITE(GEN6_PMIIR, pm_iir); in ivybridge_irq_handler()
1282 pm_iir = I915_READ(GEN6_PMIIR); in ironlake_irq_handler()
1346 I915_WRITE(GEN6_PMIIR, pm_iir); in ironlake_irq_handler()
2776 I915_WRITE(GEN6_PMIIR, I915_READ(GEN6_PMIIR)); in ivybridge_irq_postinstall()
H A Dintel_pm.c3163 I915_WRITE(GEN6_PMIIR, GEN6_PM_RPS_EVENTS); in gen6_disable_rps()
3182 I915_WRITE(GEN6_PMIIR, I915_READ(GEN6_PMIIR)); in valleyview_disable_rps()
3350 I915_WRITE(GEN6_PMIIR, GEN6_PM_RPS_EVENTS); in gen6_enable_rps()
H A Di915_reg.h4644 #define GEN6_PMIIR 0x44028 macro
/gfx-drm/usr/src/cmd/mdb/i915/
H A Di915.c1450 ret = i915_read(dev_priv, (uintptr_t)GEN6_PMIIR, &val); in i915_interrupt_info()