Home
last modified time | relevance | path

Searched refs:DPLL_FPA01_P1_POST_DIV_SHIFT (Results 1 – 2 of 2) sorted by relevance

/gfx-drm/usr/src/uts/intel/io/i915/
H A Dintel_display.c4563 dpll |= (1 << (clock->p1 - 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT; in i9xx_update_pll()
4640 dpll |= (1 << (clock->p1 - 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT; in i8xx_update_pll()
4645 dpll |= (clock->p1 - 2) << DPLL_FPA01_P1_POST_DIV_SHIFT; in i8xx_update_pll()
5671 dpll |= (1 << (intel_crtc->config.dpll.p1 - 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT; in ironlake_compute_dpll()
6974 DPLL_FPA01_P1_POST_DIV_SHIFT); in intel_crtc_clock_get()
7000 DPLL_FPA01_P1_POST_DIV_SHIFT); in intel_crtc_clock_get()
7014 DPLL_FPA01_P1_POST_DIV_SHIFT) + 2; in intel_crtc_clock_get()
H A Di915_reg.h1243 #define DPLL_FPA01_P1_POST_DIV_SHIFT 16 macro