Searched refs:DMC_CORE_AND_BLOCK_INTERRUPT_ENABLE (Results 1 – 2 of 2) sorted by relevance
89 {DMC_CORE_AND_BLOCK_INTERRUPT_ENABLE, PX_CHIP_UNIDENTIFIED},1556 CSR_XS(csr_base, DMC_CORE_AND_BLOCK_INTERRUPT_ENABLE, val); in dmc_init()1559 CSR_XR(csr_base, DMC_CORE_AND_BLOCK_INTERRUPT_ENABLE)); in dmc_init()
1087 #define DMC_CORE_AND_BLOCK_INTERRUPT_ENABLE 0x31800 macro