17c478bd9Sstevel@tonic-gate /* 27c478bd9Sstevel@tonic-gate * CDDL HEADER START 37c478bd9Sstevel@tonic-gate * 47c478bd9Sstevel@tonic-gate * The contents of this file are subject to the terms of the 5ee88d2b9Skchow * Common Development and Distribution License (the "License"). 6ee88d2b9Skchow * You may not use this file except in compliance with the License. 77c478bd9Sstevel@tonic-gate * 87c478bd9Sstevel@tonic-gate * You can obtain a copy of the license at usr/src/OPENSOLARIS.LICENSE 97c478bd9Sstevel@tonic-gate * or http://www.opensolaris.org/os/licensing. 107c478bd9Sstevel@tonic-gate * See the License for the specific language governing permissions 117c478bd9Sstevel@tonic-gate * and limitations under the License. 127c478bd9Sstevel@tonic-gate * 137c478bd9Sstevel@tonic-gate * When distributing Covered Code, include this CDDL HEADER in each 147c478bd9Sstevel@tonic-gate * file and include the License file at usr/src/OPENSOLARIS.LICENSE. 157c478bd9Sstevel@tonic-gate * If applicable, add the following below this CDDL HEADER, with the 167c478bd9Sstevel@tonic-gate * fields enclosed by brackets "[]" replaced with your own identifying 177c478bd9Sstevel@tonic-gate * information: Portions Copyright [yyyy] [name of copyright owner] 187c478bd9Sstevel@tonic-gate * 197c478bd9Sstevel@tonic-gate * CDDL HEADER END 207c478bd9Sstevel@tonic-gate */ 217c478bd9Sstevel@tonic-gate /* 220e751525SEric Saxe * Copyright 2009 Sun Microsystems, Inc. All rights reserved. 237c478bd9Sstevel@tonic-gate * Use is subject to license terms. 247c478bd9Sstevel@tonic-gate */ 25*cef70d2cSBill Holler /* 26*cef70d2cSBill Holler * Copyright (c) 2009, Intel Corporation. 27*cef70d2cSBill Holler * All rights reserved. 28*cef70d2cSBill Holler */ 297c478bd9Sstevel@tonic-gate 307c478bd9Sstevel@tonic-gate #ifndef _SYS_X86_ARCHEXT_H 317c478bd9Sstevel@tonic-gate #define _SYS_X86_ARCHEXT_H 327c478bd9Sstevel@tonic-gate 337c478bd9Sstevel@tonic-gate #if !defined(_ASM) 347c478bd9Sstevel@tonic-gate #include <sys/regset.h> 357c478bd9Sstevel@tonic-gate #include <sys/processor.h> 367c478bd9Sstevel@tonic-gate #include <vm/seg_enum.h> 377c478bd9Sstevel@tonic-gate #include <vm/page.h> 387c478bd9Sstevel@tonic-gate #endif /* _ASM */ 397c478bd9Sstevel@tonic-gate 407c478bd9Sstevel@tonic-gate #ifdef __cplusplus 417c478bd9Sstevel@tonic-gate extern "C" { 427c478bd9Sstevel@tonic-gate #endif 437c478bd9Sstevel@tonic-gate 447c478bd9Sstevel@tonic-gate /* 457c478bd9Sstevel@tonic-gate * cpuid instruction feature flags in %edx (standard function 1) 467c478bd9Sstevel@tonic-gate */ 477c478bd9Sstevel@tonic-gate 487c478bd9Sstevel@tonic-gate #define CPUID_INTC_EDX_FPU 0x00000001 /* x87 fpu present */ 497c478bd9Sstevel@tonic-gate #define CPUID_INTC_EDX_VME 0x00000002 /* virtual-8086 extension */ 507c478bd9Sstevel@tonic-gate #define CPUID_INTC_EDX_DE 0x00000004 /* debugging extensions */ 517c478bd9Sstevel@tonic-gate #define CPUID_INTC_EDX_PSE 0x00000008 /* page size extension */ 527c478bd9Sstevel@tonic-gate #define CPUID_INTC_EDX_TSC 0x00000010 /* time stamp counter */ 537c478bd9Sstevel@tonic-gate #define CPUID_INTC_EDX_MSR 0x00000020 /* rdmsr and wrmsr */ 547c478bd9Sstevel@tonic-gate #define CPUID_INTC_EDX_PAE 0x00000040 /* physical addr extension */ 557c478bd9Sstevel@tonic-gate #define CPUID_INTC_EDX_MCE 0x00000080 /* machine check exception */ 567c478bd9Sstevel@tonic-gate #define CPUID_INTC_EDX_CX8 0x00000100 /* cmpxchg8b instruction */ 577c478bd9Sstevel@tonic-gate #define CPUID_INTC_EDX_APIC 0x00000200 /* local APIC */ 587c478bd9Sstevel@tonic-gate /* 0x400 - reserved */ 597c478bd9Sstevel@tonic-gate #define CPUID_INTC_EDX_SEP 0x00000800 /* sysenter and sysexit */ 607c478bd9Sstevel@tonic-gate #define CPUID_INTC_EDX_MTRR 0x00001000 /* memory type range reg */ 617c478bd9Sstevel@tonic-gate #define CPUID_INTC_EDX_PGE 0x00002000 /* page global enable */ 627c478bd9Sstevel@tonic-gate #define CPUID_INTC_EDX_MCA 0x00004000 /* machine check arch */ 637c478bd9Sstevel@tonic-gate #define CPUID_INTC_EDX_CMOV 0x00008000 /* conditional move insns */ 647c478bd9Sstevel@tonic-gate #define CPUID_INTC_EDX_PAT 0x00010000 /* page attribute table */ 657c478bd9Sstevel@tonic-gate #define CPUID_INTC_EDX_PSE36 0x00020000 /* 36-bit pagesize extension */ 667c478bd9Sstevel@tonic-gate #define CPUID_INTC_EDX_PSN 0x00040000 /* processor serial number */ 677c478bd9Sstevel@tonic-gate #define CPUID_INTC_EDX_CLFSH 0x00080000 /* clflush instruction */ 687c478bd9Sstevel@tonic-gate /* 0x100000 - reserved */ 697c478bd9Sstevel@tonic-gate #define CPUID_INTC_EDX_DS 0x00200000 /* debug store exists */ 707c478bd9Sstevel@tonic-gate #define CPUID_INTC_EDX_ACPI 0x00400000 /* monitoring + clock ctrl */ 717c478bd9Sstevel@tonic-gate #define CPUID_INTC_EDX_MMX 0x00800000 /* MMX instructions */ 727c478bd9Sstevel@tonic-gate #define CPUID_INTC_EDX_FXSR 0x01000000 /* fxsave and fxrstor */ 737c478bd9Sstevel@tonic-gate #define CPUID_INTC_EDX_SSE 0x02000000 /* streaming SIMD extensions */ 747c478bd9Sstevel@tonic-gate #define CPUID_INTC_EDX_SSE2 0x04000000 /* SSE extensions */ 757c478bd9Sstevel@tonic-gate #define CPUID_INTC_EDX_SS 0x08000000 /* self-snoop */ 767c478bd9Sstevel@tonic-gate #define CPUID_INTC_EDX_HTT 0x10000000 /* Hyper Thread Technology */ 777c478bd9Sstevel@tonic-gate #define CPUID_INTC_EDX_TM 0x20000000 /* thermal monitoring */ 78ae115bc7Smrj #define CPUID_INTC_EDX_IA64 0x40000000 /* Itanium emulating IA32 */ 797c478bd9Sstevel@tonic-gate #define CPUID_INTC_EDX_PBE 0x80000000 /* Pending Break Enable */ 807c478bd9Sstevel@tonic-gate 81ae115bc7Smrj #define FMT_CPUID_INTC_EDX \ 82ae115bc7Smrj "\20" \ 83ae115bc7Smrj "\40pbe\37ia64\36tm\35htt\34ss\33sse2\32sse\31fxsr" \ 84ae115bc7Smrj "\30mmx\27acpi\26ds\24clfsh\23psn\22pse36\21pat" \ 85ae115bc7Smrj "\20cmov\17mca\16pge\15mtrr\14sep\12apic\11cx8" \ 867c478bd9Sstevel@tonic-gate "\10mce\7pae\6msr\5tsc\4pse\3de\2vme\1fpu" 877c478bd9Sstevel@tonic-gate 887c478bd9Sstevel@tonic-gate /* 897c478bd9Sstevel@tonic-gate * cpuid instruction feature flags in %ecx (standard function 1) 907c478bd9Sstevel@tonic-gate */ 917c478bd9Sstevel@tonic-gate 927c478bd9Sstevel@tonic-gate #define CPUID_INTC_ECX_SSE3 0x00000001 /* Yet more SSE extensions */ 937c478bd9Sstevel@tonic-gate /* 0x00000002 - reserved */ 947c478bd9Sstevel@tonic-gate /* 0x00000004 - reserved */ 957c478bd9Sstevel@tonic-gate #define CPUID_INTC_ECX_MON 0x00000008 /* MONITOR/MWAIT */ 967c478bd9Sstevel@tonic-gate #define CPUID_INTC_ECX_DSCPL 0x00000010 /* CPL-qualified debug store */ 97ae115bc7Smrj #define CPUID_INTC_ECX_VMX 0x00000020 /* Hardware VM extensions */ 98ae115bc7Smrj #define CPUID_INTC_ECX_SMX 0x00000040 /* Secure mode extensions */ 997c478bd9Sstevel@tonic-gate #define CPUID_INTC_ECX_EST 0x00000080 /* enhanced SpeedStep */ 1007c478bd9Sstevel@tonic-gate #define CPUID_INTC_ECX_TM2 0x00000100 /* thermal monitoring */ 101ae115bc7Smrj #define CPUID_INTC_ECX_SSSE3 0x00000200 /* Supplemental SSE3 insns */ 1027c478bd9Sstevel@tonic-gate #define CPUID_INTC_ECX_CID 0x00000400 /* L1 context ID */ 1037c478bd9Sstevel@tonic-gate /* 0x00000800 - reserved */ 1047c478bd9Sstevel@tonic-gate /* 0x00001000 - reserved */ 105ae115bc7Smrj #define CPUID_INTC_ECX_CX16 0x00002000 /* cmpxchg16 */ 106ae115bc7Smrj #define CPUID_INTC_ECX_ETPRD 0x00004000 /* extended task pri messages */ 107ae115bc7Smrj /* 0x00008000 - reserved */ 108ae115bc7Smrj /* 0x00010000 - reserved */ 109ae115bc7Smrj /* 0x00020000 - reserved */ 110ae115bc7Smrj #define CPUID_INTC_ECX_DCA 0x00040000 /* direct cache access */ 111d0f8ff6eSkk #define CPUID_INTC_ECX_SSE4_1 0x00080000 /* SSE4.1 insns */ 112d0f8ff6eSkk #define CPUID_INTC_ECX_SSE4_2 0x00100000 /* SSE4.2 insns */ 1135087e485SKrishnendu Sadhukhan - Sun Microsystems #define CPUID_INTC_ECX_MOVBE 0x00400000 /* MOVBE insn */ 114f8801251Skk #define CPUID_INTC_ECX_POPCNT 0x00800000 /* POPCNT insn */ 115ae115bc7Smrj 116ae115bc7Smrj #define FMT_CPUID_INTC_ECX \ 117ae115bc7Smrj "\20" \ 1185087e485SKrishnendu Sadhukhan - Sun Microsystems "\30popcnt\27movbe\25sse4.2\24sse4.1\23dca" \ 119ae115bc7Smrj "\20\17etprd\16cx16\13cid\12ssse3\11tm2" \ 120ae115bc7Smrj "\10est\7smx\6vmx\5dscpl\4mon\1sse3" 1217c478bd9Sstevel@tonic-gate 1227c478bd9Sstevel@tonic-gate /* 1237c478bd9Sstevel@tonic-gate * cpuid instruction feature flags in %edx (extended function 0x80000001) 1247c478bd9Sstevel@tonic-gate */ 1257c478bd9Sstevel@tonic-gate 1267c478bd9Sstevel@tonic-gate #define CPUID_AMD_EDX_FPU 0x00000001 /* x87 fpu present */ 1277c478bd9Sstevel@tonic-gate #define CPUID_AMD_EDX_VME 0x00000002 /* virtual-8086 extension */ 1287c478bd9Sstevel@tonic-gate #define CPUID_AMD_EDX_DE 0x00000004 /* debugging extensions */ 1297c478bd9Sstevel@tonic-gate #define CPUID_AMD_EDX_PSE 0x00000008 /* page size extensions */ 1307c478bd9Sstevel@tonic-gate #define CPUID_AMD_EDX_TSC 0x00000010 /* time stamp counter */ 1317c478bd9Sstevel@tonic-gate #define CPUID_AMD_EDX_MSR 0x00000020 /* rdmsr and wrmsr */ 1327c478bd9Sstevel@tonic-gate #define CPUID_AMD_EDX_PAE 0x00000040 /* physical addr extension */ 1337c478bd9Sstevel@tonic-gate #define CPUID_AMD_EDX_MCE 0x00000080 /* machine check exception */ 1347c478bd9Sstevel@tonic-gate #define CPUID_AMD_EDX_CX8 0x00000100 /* cmpxchg8b instruction */ 1357c478bd9Sstevel@tonic-gate #define CPUID_AMD_EDX_APIC 0x00000200 /* local APIC */ 1367c478bd9Sstevel@tonic-gate /* 0x00000400 - sysc on K6m6 */ 1377c478bd9Sstevel@tonic-gate #define CPUID_AMD_EDX_SYSC 0x00000800 /* AMD: syscall and sysret */ 1387c478bd9Sstevel@tonic-gate #define CPUID_AMD_EDX_MTRR 0x00001000 /* memory type and range reg */ 1397c478bd9Sstevel@tonic-gate #define CPUID_AMD_EDX_PGE 0x00002000 /* page global enable */ 1407c478bd9Sstevel@tonic-gate #define CPUID_AMD_EDX_MCA 0x00004000 /* machine check arch */ 1417c478bd9Sstevel@tonic-gate #define CPUID_AMD_EDX_CMOV 0x00008000 /* conditional move insns */ 142ae115bc7Smrj #define CPUID_AMD_EDX_PAT 0x00010000 /* K7: page attribute table */ 143ae115bc7Smrj #define CPUID_AMD_EDX_FCMOV 0x00010000 /* FCMOVcc etc. */ 1447c478bd9Sstevel@tonic-gate #define CPUID_AMD_EDX_PSE36 0x00020000 /* 36-bit pagesize extension */ 1457c478bd9Sstevel@tonic-gate /* 0x00040000 - reserved */ 1467c478bd9Sstevel@tonic-gate /* 0x00080000 - reserved */ 1477c478bd9Sstevel@tonic-gate #define CPUID_AMD_EDX_NX 0x00100000 /* AMD: no-execute page prot */ 1487c478bd9Sstevel@tonic-gate /* 0x00200000 - reserved */ 1497c478bd9Sstevel@tonic-gate #define CPUID_AMD_EDX_MMXamd 0x00400000 /* AMD: MMX extensions */ 1507c478bd9Sstevel@tonic-gate #define CPUID_AMD_EDX_MMX 0x00800000 /* MMX instructions */ 1517c478bd9Sstevel@tonic-gate #define CPUID_AMD_EDX_FXSR 0x01000000 /* fxsave and fxrstor */ 152ae115bc7Smrj #define CPUID_AMD_EDX_FFXSR 0x02000000 /* fast fxsave/fxrstor */ 15302bc52beSkchow #define CPUID_AMD_EDX_1GPG 0x04000000 /* 1GB page */ 154ae115bc7Smrj #define CPUID_AMD_EDX_TSCP 0x08000000 /* rdtscp instruction */ 1557c478bd9Sstevel@tonic-gate /* 0x10000000 - reserved */ 1567c478bd9Sstevel@tonic-gate #define CPUID_AMD_EDX_LM 0x20000000 /* AMD: long mode */ 1577c478bd9Sstevel@tonic-gate #define CPUID_AMD_EDX_3DNowx 0x40000000 /* AMD: extensions to 3DNow! */ 1587c478bd9Sstevel@tonic-gate #define CPUID_AMD_EDX_3DNow 0x80000000 /* AMD: 3DNow! instructions */ 1597c478bd9Sstevel@tonic-gate 1607c478bd9Sstevel@tonic-gate #define FMT_CPUID_AMD_EDX \ 1617c478bd9Sstevel@tonic-gate "\20" \ 162ae115bc7Smrj "\40a3d\37a3d+\36lm\34tscp\32ffxsr\31fxsr" \ 1637c478bd9Sstevel@tonic-gate "\30mmx\27mmxext\25nx\22pse\21pat" \ 1647c478bd9Sstevel@tonic-gate "\20cmov\17mca\16pge\15mtrr\14syscall\12apic\11cx8" \ 1657c478bd9Sstevel@tonic-gate "\10mce\7pae\6msr\5tsc\4pse\3de\2vme\1fpu" 1667c478bd9Sstevel@tonic-gate 167ae115bc7Smrj #define CPUID_AMD_ECX_AHF64 0x00000001 /* LAHF and SAHF in long mode */ 168ae115bc7Smrj #define CPUID_AMD_ECX_CMP_LGCY 0x00000002 /* AMD: multicore chip */ 169ae115bc7Smrj #define CPUID_AMD_ECX_SVM 0x00000004 /* AMD: secure VM */ 170ae115bc7Smrj #define CPUID_AMD_ECX_EAS 0x00000008 /* extended apic space */ 171ae115bc7Smrj #define CPUID_AMD_ECX_CR8D 0x00000010 /* AMD: 32-bit mov %cr8 */ 172f8801251Skk #define CPUID_AMD_ECX_LZCNT 0x00000020 /* AMD: LZCNT insn */ 173f8801251Skk #define CPUID_AMD_ECX_SSE4A 0x00000040 /* AMD: SSE4A insns */ 174512cf780Skchow #define CPUID_AMD_ECX_MAS 0x00000080 /* AMD: MisAlignSse mnode */ 175512cf780Skchow #define CPUID_AMD_ECX_3DNP 0x00000100 /* AMD: 3DNowPrefectch */ 176512cf780Skchow #define CPUID_AMD_ECX_OSVW 0x00000200 /* AMD: OSVW */ 177512cf780Skchow #define CPUID_AMD_ECX_IBS 0x00000400 /* AMD: IBS */ 178512cf780Skchow #define CPUID_AMD_ECX_SSE5 0x00000800 /* AMD: SSE5 */ 179512cf780Skchow #define CPUID_AMD_ECX_SKINIT 0x00001000 /* AMD: SKINIT */ 180512cf780Skchow #define CPUID_AMD_ECX_WDT 0x00002000 /* AMD: WDT */ 1817c478bd9Sstevel@tonic-gate 1827c478bd9Sstevel@tonic-gate #define FMT_CPUID_AMD_ECX \ 1837c478bd9Sstevel@tonic-gate "\20" \ 184512cf780Skchow "\14wdt\13skinit\12sse5\11ibs\10osvw\93dnp\8mas" \ 185f8801251Skk "\7sse4a\6lzcnt\5cr8d\3svm\2lcmplgcy\1ahf64" 186ae115bc7Smrj 187ae115bc7Smrj /* 188ae115bc7Smrj * Intel now seems to have claimed part of the "extended" function 189ae115bc7Smrj * space that we previously for non-Intel implementors to use. 190ae115bc7Smrj * More excitingly still, they've claimed bit 20 to mean LAHF/SAHF 191ae115bc7Smrj * is available in long mode i.e. what AMD indicate using bit 0. 192ae115bc7Smrj * On the other hand, everything else is labelled as reserved. 193ae115bc7Smrj */ 194ae115bc7Smrj #define CPUID_INTC_ECX_AHF64 0x00100000 /* LAHF and SAHF in long mode */ 195ae115bc7Smrj 1967c478bd9Sstevel@tonic-gate 1977c478bd9Sstevel@tonic-gate #define P5_MCHADDR 0x0 1987c478bd9Sstevel@tonic-gate #define P5_CESR 0x11 1997c478bd9Sstevel@tonic-gate #define P5_CTR0 0x12 2007c478bd9Sstevel@tonic-gate #define P5_CTR1 0x13 2017c478bd9Sstevel@tonic-gate 2027c478bd9Sstevel@tonic-gate #define K5_MCHADDR 0x0 2037c478bd9Sstevel@tonic-gate #define K5_MCHTYPE 0x01 2047c478bd9Sstevel@tonic-gate #define K5_TSC 0x10 2057c478bd9Sstevel@tonic-gate #define K5_TR12 0x12 2067c478bd9Sstevel@tonic-gate 2071d03c31eSjohnlev #define REG_PAT 0x277 2081d03c31eSjohnlev 2097c478bd9Sstevel@tonic-gate #define REG_MC0_CTL 0x400 2107c478bd9Sstevel@tonic-gate #define REG_MC5_MISC 0x417 2117c478bd9Sstevel@tonic-gate #define REG_PERFCTR0 0xc1 2127c478bd9Sstevel@tonic-gate #define REG_PERFCTR1 0xc2 2137c478bd9Sstevel@tonic-gate 2147c478bd9Sstevel@tonic-gate #define REG_PERFEVNT0 0x186 2157c478bd9Sstevel@tonic-gate #define REG_PERFEVNT1 0x187 2167c478bd9Sstevel@tonic-gate 2177c478bd9Sstevel@tonic-gate #define REG_TSC 0x10 /* timestamp counter */ 2187c478bd9Sstevel@tonic-gate #define REG_APIC_BASE_MSR 0x1b 219b6917abeSmishra #define REG_X2APIC_BASE_MSR 0x800 /* The MSR address offset of x2APIC */ 2207c478bd9Sstevel@tonic-gate 221e774b42bSBill Holler #if !defined(__xpv) 222e774b42bSBill Holler /* 223e774b42bSBill Holler * AMD C1E 224e774b42bSBill Holler */ 225e774b42bSBill Holler #define MSR_AMD_INT_PENDING_CMP_HALT 0xC0010055 226e774b42bSBill Holler #define AMD_ACTONCMPHALT_SHIFT 27 227e774b42bSBill Holler #define AMD_ACTONCMPHALT_MASK 3 228e774b42bSBill Holler #endif 229e774b42bSBill Holler 2307c478bd9Sstevel@tonic-gate #define MSR_DEBUGCTL 0x1d9 2317c478bd9Sstevel@tonic-gate 2327c478bd9Sstevel@tonic-gate #define DEBUGCTL_LBR 0x01 2337c478bd9Sstevel@tonic-gate #define DEBUGCTL_BTF 0x02 2347c478bd9Sstevel@tonic-gate 2357c478bd9Sstevel@tonic-gate /* Intel P6, AMD */ 2367c478bd9Sstevel@tonic-gate #define MSR_LBR_FROM 0x1db 2377c478bd9Sstevel@tonic-gate #define MSR_LBR_TO 0x1dc 2387c478bd9Sstevel@tonic-gate #define MSR_LEX_FROM 0x1dd 2397c478bd9Sstevel@tonic-gate #define MSR_LEX_TO 0x1de 2407c478bd9Sstevel@tonic-gate 2417c478bd9Sstevel@tonic-gate /* Intel P4 (pre-Prescott, non P4 M) */ 2427c478bd9Sstevel@tonic-gate #define MSR_P4_LBSTK_TOS 0x1da 2437c478bd9Sstevel@tonic-gate #define MSR_P4_LBSTK_0 0x1db 2447c478bd9Sstevel@tonic-gate #define MSR_P4_LBSTK_1 0x1dc 2457c478bd9Sstevel@tonic-gate #define MSR_P4_LBSTK_2 0x1dd 2467c478bd9Sstevel@tonic-gate #define MSR_P4_LBSTK_3 0x1de 2477c478bd9Sstevel@tonic-gate 2487c478bd9Sstevel@tonic-gate /* Intel Pentium M */ 2497c478bd9Sstevel@tonic-gate #define MSR_P6M_LBSTK_TOS 0x1c9 2507c478bd9Sstevel@tonic-gate #define MSR_P6M_LBSTK_0 0x040 2517c478bd9Sstevel@tonic-gate #define MSR_P6M_LBSTK_1 0x041 2527c478bd9Sstevel@tonic-gate #define MSR_P6M_LBSTK_2 0x042 2537c478bd9Sstevel@tonic-gate #define MSR_P6M_LBSTK_3 0x043 2547c478bd9Sstevel@tonic-gate #define MSR_P6M_LBSTK_4 0x044 2557c478bd9Sstevel@tonic-gate #define MSR_P6M_LBSTK_5 0x045 2567c478bd9Sstevel@tonic-gate #define MSR_P6M_LBSTK_6 0x046 2577c478bd9Sstevel@tonic-gate #define MSR_P6M_LBSTK_7 0x047 2587c478bd9Sstevel@tonic-gate 2597c478bd9Sstevel@tonic-gate /* Intel P4 (Prescott) */ 2607c478bd9Sstevel@tonic-gate #define MSR_PRP4_LBSTK_TOS 0x1da 2617c478bd9Sstevel@tonic-gate #define MSR_PRP4_LBSTK_FROM_0 0x680 2627c478bd9Sstevel@tonic-gate #define MSR_PRP4_LBSTK_FROM_1 0x681 2637c478bd9Sstevel@tonic-gate #define MSR_PRP4_LBSTK_FROM_2 0x682 2647c478bd9Sstevel@tonic-gate #define MSR_PRP4_LBSTK_FROM_3 0x683 2657c478bd9Sstevel@tonic-gate #define MSR_PRP4_LBSTK_FROM_4 0x684 2667c478bd9Sstevel@tonic-gate #define MSR_PRP4_LBSTK_FROM_5 0x685 2677c478bd9Sstevel@tonic-gate #define MSR_PRP4_LBSTK_FROM_6 0x686 2687c478bd9Sstevel@tonic-gate #define MSR_PRP4_LBSTK_FROM_7 0x687 2697c478bd9Sstevel@tonic-gate #define MSR_PRP4_LBSTK_FROM_8 0x688 2707c478bd9Sstevel@tonic-gate #define MSR_PRP4_LBSTK_FROM_9 0x689 2717c478bd9Sstevel@tonic-gate #define MSR_PRP4_LBSTK_FROM_10 0x68a 2727c478bd9Sstevel@tonic-gate #define MSR_PRP4_LBSTK_FROM_11 0x68b 2737c478bd9Sstevel@tonic-gate #define MSR_PRP4_LBSTK_FROM_12 0x68c 2747c478bd9Sstevel@tonic-gate #define MSR_PRP4_LBSTK_FROM_13 0x68d 2757c478bd9Sstevel@tonic-gate #define MSR_PRP4_LBSTK_FROM_14 0x68e 2767c478bd9Sstevel@tonic-gate #define MSR_PRP4_LBSTK_FROM_15 0x68f 2777c478bd9Sstevel@tonic-gate #define MSR_PRP4_LBSTK_TO_0 0x6c0 2787c478bd9Sstevel@tonic-gate #define MSR_PRP4_LBSTK_TO_1 0x6c1 2797c478bd9Sstevel@tonic-gate #define MSR_PRP4_LBSTK_TO_2 0x6c2 2807c478bd9Sstevel@tonic-gate #define MSR_PRP4_LBSTK_TO_3 0x6c3 2817c478bd9Sstevel@tonic-gate #define MSR_PRP4_LBSTK_TO_4 0x6c4 2827c478bd9Sstevel@tonic-gate #define MSR_PRP4_LBSTK_TO_5 0x6c5 2837c478bd9Sstevel@tonic-gate #define MSR_PRP4_LBSTK_TO_6 0x6c6 2847c478bd9Sstevel@tonic-gate #define MSR_PRP4_LBSTK_TO_7 0x6c7 2857c478bd9Sstevel@tonic-gate #define MSR_PRP4_LBSTK_TO_8 0x6c8 2867c478bd9Sstevel@tonic-gate #define MSR_PRP4_LBSTK_TO_9 0x6c9 2877c478bd9Sstevel@tonic-gate #define MSR_PRP4_LBSTK_TO_10 0x6ca 2887c478bd9Sstevel@tonic-gate #define MSR_PRP4_LBSTK_TO_11 0x6cb 2897c478bd9Sstevel@tonic-gate #define MSR_PRP4_LBSTK_TO_12 0x6cc 2907c478bd9Sstevel@tonic-gate #define MSR_PRP4_LBSTK_TO_13 0x6cd 2917c478bd9Sstevel@tonic-gate #define MSR_PRP4_LBSTK_TO_14 0x6ce 2927c478bd9Sstevel@tonic-gate #define MSR_PRP4_LBSTK_TO_15 0x6cf 2937c478bd9Sstevel@tonic-gate 2947c478bd9Sstevel@tonic-gate #define MCI_CTL_VALUE 0xffffffff 2957c478bd9Sstevel@tonic-gate 2967c478bd9Sstevel@tonic-gate #define MTRR_TYPE_UC 0 2977c478bd9Sstevel@tonic-gate #define MTRR_TYPE_WC 1 2987c478bd9Sstevel@tonic-gate #define MTRR_TYPE_WT 4 2997c478bd9Sstevel@tonic-gate #define MTRR_TYPE_WP 5 3007c478bd9Sstevel@tonic-gate #define MTRR_TYPE_WB 6 3011d03c31eSjohnlev #define MTRR_TYPE_UC_ 7 3027c478bd9Sstevel@tonic-gate 3037c478bd9Sstevel@tonic-gate /* 3041d03c31eSjohnlev * For Solaris we set up the page attritubute table in the following way: 3051d03c31eSjohnlev * PAT0 Write-Back 3067c478bd9Sstevel@tonic-gate * PAT1 Write-Through 3071d03c31eSjohnlev * PAT2 Unchacheable- 3087c478bd9Sstevel@tonic-gate * PAT3 Uncacheable 3091d03c31eSjohnlev * PAT4 Write-Back 3101d03c31eSjohnlev * PAT5 Write-Through 3117c478bd9Sstevel@tonic-gate * PAT6 Write-Combine 3127c478bd9Sstevel@tonic-gate * PAT7 Uncacheable 3131d03c31eSjohnlev * The only difference from h/w default is entry 6. 3147c478bd9Sstevel@tonic-gate */ 3151d03c31eSjohnlev #define PAT_DEFAULT_ATTRIBUTE \ 3161d03c31eSjohnlev ((uint64_t)MTRR_TYPE_WB | \ 3171d03c31eSjohnlev ((uint64_t)MTRR_TYPE_WT << 8) | \ 3181d03c31eSjohnlev ((uint64_t)MTRR_TYPE_UC_ << 16) | \ 3191d03c31eSjohnlev ((uint64_t)MTRR_TYPE_UC << 24) | \ 3201d03c31eSjohnlev ((uint64_t)MTRR_TYPE_WB << 32) | \ 3211d03c31eSjohnlev ((uint64_t)MTRR_TYPE_WT << 40) | \ 3221d03c31eSjohnlev ((uint64_t)MTRR_TYPE_WC << 48) | \ 3231d03c31eSjohnlev ((uint64_t)MTRR_TYPE_UC << 56)) 3247c478bd9Sstevel@tonic-gate 3257c478bd9Sstevel@tonic-gate #define X86_LARGEPAGE 0x00000001 3267c478bd9Sstevel@tonic-gate #define X86_TSC 0x00000002 3277c478bd9Sstevel@tonic-gate #define X86_MSR 0x00000004 3287c478bd9Sstevel@tonic-gate #define X86_MTRR 0x00000008 3297c478bd9Sstevel@tonic-gate #define X86_PGE 0x00000010 330ae115bc7Smrj #define X86_DE 0x00000020 3317c478bd9Sstevel@tonic-gate #define X86_CMOV 0x00000040 3327c478bd9Sstevel@tonic-gate #define X86_MMX 0x00000080 3337c478bd9Sstevel@tonic-gate #define X86_MCA 0x00000100 3347c478bd9Sstevel@tonic-gate #define X86_PAE 0x00000200 3357c478bd9Sstevel@tonic-gate #define X86_CX8 0x00000400 3367c478bd9Sstevel@tonic-gate #define X86_PAT 0x00000800 3377c478bd9Sstevel@tonic-gate #define X86_SEP 0x00001000 3387c478bd9Sstevel@tonic-gate #define X86_SSE 0x00002000 3397c478bd9Sstevel@tonic-gate #define X86_SSE2 0x00004000 3407c478bd9Sstevel@tonic-gate #define X86_HTT 0x00008000 3417c478bd9Sstevel@tonic-gate #define X86_ASYSC 0x00010000 3427c478bd9Sstevel@tonic-gate #define X86_NX 0x00020000 3437c478bd9Sstevel@tonic-gate #define X86_SSE3 0x00040000 3447c478bd9Sstevel@tonic-gate #define X86_CX16 0x00080000 3457c478bd9Sstevel@tonic-gate #define X86_CMP 0x00100000 346ae115bc7Smrj #define X86_TSCP 0x00200000 347f98fbcecSbholler #define X86_MWAIT 0x00400000 348f8801251Skk #define X86_SSE4A 0x00800000 3497c478bd9Sstevel@tonic-gate #define X86_CPUID 0x01000000 350d0f8ff6eSkk #define X86_SSSE3 0x02000000 351d0f8ff6eSkk #define X86_SSE4_1 0x04000000 352d0f8ff6eSkk #define X86_SSE4_2 0x08000000 35302bc52beSkchow #define X86_1GPG 0x10000000 35486c1f4dcSVikram Hegde #define X86_CLFSH 0x20000000 35519397407SSherry Moore #define X86_64 0x40000000 3567c478bd9Sstevel@tonic-gate 357247dbb3dSsudheer /* 358247dbb3dSsudheer * flags to patch tsc_read routine. 359247dbb3dSsudheer */ 360247dbb3dSsudheer #define X86_NO_TSC 0x0 361247dbb3dSsudheer #define X86_HAVE_TSCP 0x1 362247dbb3dSsudheer #define X86_TSC_MFENCE 0x2 36315363b27Ssudheer #define X86_TSC_LFENCE 0x4 364247dbb3dSsudheer 3657c478bd9Sstevel@tonic-gate #define FMT_X86_FEATURE \ 3667c478bd9Sstevel@tonic-gate "\20" \ 367d0f8ff6eSkk "\34sse4_2\33sse4_1\32ssse3\31cpuid" \ 368f8801251Skk "\30sse4a\27mwait\26tscp\25cmp\24cx16\23sse3\22nx\21asysc"\ 3697c478bd9Sstevel@tonic-gate "\20htt\17sse2\16sse\15sep\14pat\13cx8\12pae\11mca" \ 370ae115bc7Smrj "\10mmx\7cmov\6de\5pge\4mtrr\3msr\2tsc\1lgpg" 3717c478bd9Sstevel@tonic-gate 3720e751525SEric Saxe /* 3730e751525SEric Saxe * Intel Deep C-State invariant TSC in leaf 0x80000007. 3740e751525SEric Saxe */ 3750e751525SEric Saxe #define CPUID_TSC_CSTATE_INVARIANCE (0x100) 3760e751525SEric Saxe 377*cef70d2cSBill Holler /* 378*cef70d2cSBill Holler * Intel Deep C-state always-running local APIC timer 379*cef70d2cSBill Holler */ 380*cef70d2cSBill Holler #define CPUID_CSTATE_ARAT (0x4) 381*cef70d2cSBill Holler 3827c478bd9Sstevel@tonic-gate /* 3837c478bd9Sstevel@tonic-gate * x86_type is a legacy concept; this is supplanted 3847c478bd9Sstevel@tonic-gate * for most purposes by x86_feature; modern CPUs 3857c478bd9Sstevel@tonic-gate * should be X86_TYPE_OTHER 3867c478bd9Sstevel@tonic-gate */ 3877c478bd9Sstevel@tonic-gate #define X86_TYPE_OTHER 0 3887c478bd9Sstevel@tonic-gate #define X86_TYPE_486 1 3897c478bd9Sstevel@tonic-gate #define X86_TYPE_P5 2 3907c478bd9Sstevel@tonic-gate #define X86_TYPE_P6 3 3917c478bd9Sstevel@tonic-gate #define X86_TYPE_CYRIX_486 4 3927c478bd9Sstevel@tonic-gate #define X86_TYPE_CYRIX_6x86L 5 3937c478bd9Sstevel@tonic-gate #define X86_TYPE_CYRIX_6x86 6 3947c478bd9Sstevel@tonic-gate #define X86_TYPE_CYRIX_GXm 7 3957c478bd9Sstevel@tonic-gate #define X86_TYPE_CYRIX_6x86MX 8 3967c478bd9Sstevel@tonic-gate #define X86_TYPE_CYRIX_MediaGX 9 3977c478bd9Sstevel@tonic-gate #define X86_TYPE_CYRIX_MII 10 3987c478bd9Sstevel@tonic-gate #define X86_TYPE_VIA_CYRIX_III 11 3997c478bd9Sstevel@tonic-gate #define X86_TYPE_P4 12 4007c478bd9Sstevel@tonic-gate 4017c478bd9Sstevel@tonic-gate /* 4027c478bd9Sstevel@tonic-gate * x86_vendor allows us to select between 4037c478bd9Sstevel@tonic-gate * implementation features and helps guide 4047c478bd9Sstevel@tonic-gate * the interpretation of the cpuid instruction. 4057c478bd9Sstevel@tonic-gate */ 406e4b86885SCheng Sean Ye #define X86_VENDOR_Intel 0 407e4b86885SCheng Sean Ye #define X86_VENDORSTR_Intel "GenuineIntel" 408e4b86885SCheng Sean Ye 409e4b86885SCheng Sean Ye #define X86_VENDOR_IntelClone 1 410e4b86885SCheng Sean Ye 411e4b86885SCheng Sean Ye #define X86_VENDOR_AMD 2 412e4b86885SCheng Sean Ye #define X86_VENDORSTR_AMD "AuthenticAMD" 413e4b86885SCheng Sean Ye 414e4b86885SCheng Sean Ye #define X86_VENDOR_Cyrix 3 415e4b86885SCheng Sean Ye #define X86_VENDORSTR_CYRIX "CyrixInstead" 416e4b86885SCheng Sean Ye 417e4b86885SCheng Sean Ye #define X86_VENDOR_UMC 4 418e4b86885SCheng Sean Ye #define X86_VENDORSTR_UMC "UMC UMC UMC " 419e4b86885SCheng Sean Ye 420e4b86885SCheng Sean Ye #define X86_VENDOR_NexGen 5 421e4b86885SCheng Sean Ye #define X86_VENDORSTR_NexGen "NexGenDriven" 422e4b86885SCheng Sean Ye 423e4b86885SCheng Sean Ye #define X86_VENDOR_Centaur 6 424e4b86885SCheng Sean Ye #define X86_VENDORSTR_Centaur "CentaurHauls" 425e4b86885SCheng Sean Ye 426e4b86885SCheng Sean Ye #define X86_VENDOR_Rise 7 427e4b86885SCheng Sean Ye #define X86_VENDORSTR_Rise "RiseRiseRise" 428e4b86885SCheng Sean Ye 429e4b86885SCheng Sean Ye #define X86_VENDOR_SiS 8 430e4b86885SCheng Sean Ye #define X86_VENDORSTR_SiS "SiS SiS SiS " 431e4b86885SCheng Sean Ye 432e4b86885SCheng Sean Ye #define X86_VENDOR_TM 9 433e4b86885SCheng Sean Ye #define X86_VENDORSTR_TM "GenuineTMx86" 434e4b86885SCheng Sean Ye 435e4b86885SCheng Sean Ye #define X86_VENDOR_NSC 10 436e4b86885SCheng Sean Ye #define X86_VENDORSTR_NSC "Geode by NSC" 437e4b86885SCheng Sean Ye 438e4b86885SCheng Sean Ye /* 439e4b86885SCheng Sean Ye * Vendor string max len + \0 440e4b86885SCheng Sean Ye */ 441e4b86885SCheng Sean Ye #define X86_VENDOR_STRLEN 13 4427aec1d6eScindi 4438a40a695Sgavinm /* 4448a40a695Sgavinm * Some vendor/family/model/stepping ranges are commonly grouped under 4458a40a695Sgavinm * a single identifying banner by the vendor. The following encode 4468a40a695Sgavinm * that "revision" in a uint32_t with the 8 most significant bits 4478a40a695Sgavinm * identifying the vendor with X86_VENDOR_*, the next 8 identifying the 4488a40a695Sgavinm * family, and the remaining 16 typically forming a bitmask of revisions 4498a40a695Sgavinm * within that family with more significant bits indicating "later" revisions. 4508a40a695Sgavinm */ 4518a40a695Sgavinm 4528a40a695Sgavinm #define _X86_CHIPREV_VENDOR_MASK 0xff000000u 4538a40a695Sgavinm #define _X86_CHIPREV_VENDOR_SHIFT 24 4548a40a695Sgavinm #define _X86_CHIPREV_FAMILY_MASK 0x00ff0000u 4558a40a695Sgavinm #define _X86_CHIPREV_FAMILY_SHIFT 16 4568a40a695Sgavinm #define _X86_CHIPREV_REV_MASK 0x0000ffffu 4578a40a695Sgavinm 4588a40a695Sgavinm #define _X86_CHIPREV_VENDOR(x) \ 4598a40a695Sgavinm (((x) & _X86_CHIPREV_VENDOR_MASK) >> _X86_CHIPREV_VENDOR_SHIFT) 4608a40a695Sgavinm #define _X86_CHIPREV_FAMILY(x) \ 4618a40a695Sgavinm (((x) & _X86_CHIPREV_FAMILY_MASK) >> _X86_CHIPREV_FAMILY_SHIFT) 4628a40a695Sgavinm #define _X86_CHIPREV_REV(x) \ 4638a40a695Sgavinm ((x) & _X86_CHIPREV_REV_MASK) 4648a40a695Sgavinm 4658a40a695Sgavinm /* True if x matches in vendor and family and if x matches the given rev mask */ 4668a40a695Sgavinm #define X86_CHIPREV_MATCH(x, mask) \ 4678a40a695Sgavinm (_X86_CHIPREV_VENDOR(x) == _X86_CHIPREV_VENDOR(mask) && \ 4688a40a695Sgavinm _X86_CHIPREV_FAMILY(x) == _X86_CHIPREV_FAMILY(mask) && \ 4698a40a695Sgavinm ((_X86_CHIPREV_REV(x) & _X86_CHIPREV_REV(mask)) != 0)) 4708a40a695Sgavinm 4718a40a695Sgavinm /* True if x matches in vendor and family and rev is at least minx */ 4728a40a695Sgavinm #define X86_CHIPREV_ATLEAST(x, minx) \ 4738a40a695Sgavinm (_X86_CHIPREV_VENDOR(x) == _X86_CHIPREV_VENDOR(minx) && \ 4748a40a695Sgavinm _X86_CHIPREV_FAMILY(x) == _X86_CHIPREV_FAMILY(minx) && \ 4758a40a695Sgavinm _X86_CHIPREV_REV(x) >= _X86_CHIPREV_REV(minx)) 4768a40a695Sgavinm 4778a40a695Sgavinm #define _X86_CHIPREV_MKREV(vendor, family, rev) \ 4788a40a695Sgavinm ((uint32_t)(vendor) << _X86_CHIPREV_VENDOR_SHIFT | \ 4798a40a695Sgavinm (family) << _X86_CHIPREV_FAMILY_SHIFT | (rev)) 4808a40a695Sgavinm 4818a40a695Sgavinm /* Revision default */ 4828a40a695Sgavinm #define X86_CHIPREV_UNKNOWN 0x0 4838a40a695Sgavinm 4848a40a695Sgavinm /* 48520c794b3Sgavinm * Definitions for AMD Family 0xf. Minor revisions C0 and CG are 48620c794b3Sgavinm * sufficiently different that we will distinguish them; in all other 4878a40a695Sgavinm * case we will identify the major revision. 4888a40a695Sgavinm */ 4898a40a695Sgavinm #define X86_CHIPREV_AMD_F_REV_B _X86_CHIPREV_MKREV(X86_VENDOR_AMD, 0xf, 0x0001) 4908a40a695Sgavinm #define X86_CHIPREV_AMD_F_REV_C0 _X86_CHIPREV_MKREV(X86_VENDOR_AMD, 0xf, 0x0002) 4918a40a695Sgavinm #define X86_CHIPREV_AMD_F_REV_CG _X86_CHIPREV_MKREV(X86_VENDOR_AMD, 0xf, 0x0004) 4928a40a695Sgavinm #define X86_CHIPREV_AMD_F_REV_D _X86_CHIPREV_MKREV(X86_VENDOR_AMD, 0xf, 0x0008) 4938a40a695Sgavinm #define X86_CHIPREV_AMD_F_REV_E _X86_CHIPREV_MKREV(X86_VENDOR_AMD, 0xf, 0x0010) 4948a40a695Sgavinm #define X86_CHIPREV_AMD_F_REV_F _X86_CHIPREV_MKREV(X86_VENDOR_AMD, 0xf, 0x0020) 4958a40a695Sgavinm #define X86_CHIPREV_AMD_F_REV_G _X86_CHIPREV_MKREV(X86_VENDOR_AMD, 0xf, 0x0040) 49620c794b3Sgavinm 49720c794b3Sgavinm /* 49820c794b3Sgavinm * Definitions for AMD Family 0x10. Rev A was Engineering Samples only. 49920c794b3Sgavinm */ 50020c794b3Sgavinm #define X86_CHIPREV_AMD_10_REV_A \ 50131725658Sksadhukh _X86_CHIPREV_MKREV(X86_VENDOR_AMD, 0x10, 0x0001) 50220c794b3Sgavinm #define X86_CHIPREV_AMD_10_REV_B \ 50320c794b3Sgavinm _X86_CHIPREV_MKREV(X86_VENDOR_AMD, 0x10, 0x0002) 50464452efdSKit Chow #define X86_CHIPREV_AMD_10_REV_C \ 50564452efdSKit Chow _X86_CHIPREV_MKREV(X86_VENDOR_AMD, 0x10, 0x0004) 5068a40a695Sgavinm 5078a40a695Sgavinm /* 5088a40a695Sgavinm * Various socket/package types, extended as the need to distinguish 5098a40a695Sgavinm * a new type arises. The top 8 byte identfies the vendor and the 5108a40a695Sgavinm * remaining 24 bits describe 24 socket types. 5118a40a695Sgavinm */ 5128a40a695Sgavinm 5138a40a695Sgavinm #define _X86_SOCKET_VENDOR_SHIFT 24 5148a40a695Sgavinm #define _X86_SOCKET_VENDOR(x) ((x) >> _X86_SOCKET_VENDOR_SHIFT) 5158a40a695Sgavinm #define _X86_SOCKET_TYPE_MASK 0x00ffffff 5168a40a695Sgavinm #define _X86_SOCKET_TYPE(x) ((x) & _X86_SOCKET_TYPE_MASK) 5178a40a695Sgavinm 5188a40a695Sgavinm #define _X86_SOCKET_MKVAL(vendor, bitval) \ 5198a40a695Sgavinm ((uint32_t)(vendor) << _X86_SOCKET_VENDOR_SHIFT | (bitval)) 5208a40a695Sgavinm 5218a40a695Sgavinm #define X86_SOCKET_MATCH(s, mask) \ 5228a40a695Sgavinm (_X86_SOCKET_VENDOR(s) == _X86_SOCKET_VENDOR(mask) && \ 5238a40a695Sgavinm (_X86_SOCKET_TYPE(s) & _X86_SOCKET_TYPE(mask)) != 0) 5248a40a695Sgavinm 5258a40a695Sgavinm #define X86_SOCKET_UNKNOWN 0x0 5268a40a695Sgavinm /* 5278a40a695Sgavinm * AMD socket types 5288a40a695Sgavinm */ 5298a40a695Sgavinm #define X86_SOCKET_754 _X86_SOCKET_MKVAL(X86_VENDOR_AMD, 0x000001) 5308a40a695Sgavinm #define X86_SOCKET_939 _X86_SOCKET_MKVAL(X86_VENDOR_AMD, 0x000002) 5318a40a695Sgavinm #define X86_SOCKET_940 _X86_SOCKET_MKVAL(X86_VENDOR_AMD, 0x000004) 5328a40a695Sgavinm #define X86_SOCKET_S1g1 _X86_SOCKET_MKVAL(X86_VENDOR_AMD, 0x000008) 5338a40a695Sgavinm #define X86_SOCKET_AM2 _X86_SOCKET_MKVAL(X86_VENDOR_AMD, 0x000010) 5348a40a695Sgavinm #define X86_SOCKET_F1207 _X86_SOCKET_MKVAL(X86_VENDOR_AMD, 0x000020) 5358a40a695Sgavinm 5367c478bd9Sstevel@tonic-gate #if !defined(_ASM) 5377c478bd9Sstevel@tonic-gate 5387c478bd9Sstevel@tonic-gate #if defined(_KERNEL) || defined(_KMEMUSER) 5397c478bd9Sstevel@tonic-gate 5407c478bd9Sstevel@tonic-gate extern uint_t x86_feature; 5417c478bd9Sstevel@tonic-gate extern uint_t x86_type; 5427c478bd9Sstevel@tonic-gate extern uint_t x86_vendor; 54386c1f4dcSVikram Hegde extern uint_t x86_clflush_size; 5447c478bd9Sstevel@tonic-gate 5457c478bd9Sstevel@tonic-gate extern uint_t pentiumpro_bug4046376; 5467c478bd9Sstevel@tonic-gate extern uint_t pentiumpro_bug4064495; 5477c478bd9Sstevel@tonic-gate 5487c478bd9Sstevel@tonic-gate extern uint_t enable486; 5497c478bd9Sstevel@tonic-gate 5507c478bd9Sstevel@tonic-gate extern const char CyrixInstead[]; 5517c478bd9Sstevel@tonic-gate 5527c478bd9Sstevel@tonic-gate #endif 5537c478bd9Sstevel@tonic-gate 5547c478bd9Sstevel@tonic-gate #if defined(_KERNEL) 5557c478bd9Sstevel@tonic-gate 5568949bcd6Sandrei /* 5578949bcd6Sandrei * This structure is used to pass arguments and get return values back 5588949bcd6Sandrei * from the CPUID instruction in __cpuid_insn() routine. 5598949bcd6Sandrei */ 5608949bcd6Sandrei struct cpuid_regs { 5618949bcd6Sandrei uint32_t cp_eax; 5628949bcd6Sandrei uint32_t cp_ebx; 5638949bcd6Sandrei uint32_t cp_ecx; 5648949bcd6Sandrei uint32_t cp_edx; 5658949bcd6Sandrei }; 5667c478bd9Sstevel@tonic-gate 5670ac7d7d8Skucharsk extern uint64_t rdmsr(uint_t); 5680ac7d7d8Skucharsk extern void wrmsr(uint_t, const uint64_t); 569ee88d2b9Skchow extern uint64_t xrdmsr(uint_t); 570ee88d2b9Skchow extern void xwrmsr(uint_t, const uint64_t); 571ae115bc7Smrj extern int checked_rdmsr(uint_t, uint64_t *); 572ae115bc7Smrj extern int checked_wrmsr(uint_t, uint64_t); 573ae115bc7Smrj 5747c478bd9Sstevel@tonic-gate extern void invalidate_cache(void); 5757c478bd9Sstevel@tonic-gate extern ulong_t getcr4(void); 5767c478bd9Sstevel@tonic-gate extern void setcr4(ulong_t); 577ae115bc7Smrj 5787c478bd9Sstevel@tonic-gate extern void mtrr_sync(void); 5797c478bd9Sstevel@tonic-gate 5807c478bd9Sstevel@tonic-gate extern void cpu_fast_syscall_enable(void *); 5817c478bd9Sstevel@tonic-gate extern void cpu_fast_syscall_disable(void *); 5827c478bd9Sstevel@tonic-gate 5837c478bd9Sstevel@tonic-gate struct cpu; 5847c478bd9Sstevel@tonic-gate 5857c478bd9Sstevel@tonic-gate extern int cpuid_checkpass(struct cpu *, int); 5868949bcd6Sandrei extern uint32_t cpuid_insn(struct cpu *, struct cpuid_regs *); 5878949bcd6Sandrei extern uint32_t __cpuid_insn(struct cpuid_regs *); 5887c478bd9Sstevel@tonic-gate extern int cpuid_getbrandstr(struct cpu *, char *, size_t); 5897c478bd9Sstevel@tonic-gate extern int cpuid_getidstr(struct cpu *, char *, size_t); 5907c478bd9Sstevel@tonic-gate extern const char *cpuid_getvendorstr(struct cpu *); 5917c478bd9Sstevel@tonic-gate extern uint_t cpuid_getvendor(struct cpu *); 5927c478bd9Sstevel@tonic-gate extern uint_t cpuid_getfamily(struct cpu *); 5937c478bd9Sstevel@tonic-gate extern uint_t cpuid_getmodel(struct cpu *); 5947c478bd9Sstevel@tonic-gate extern uint_t cpuid_getstep(struct cpu *); 5952449e17fSsherrym extern uint_t cpuid_getsig(struct cpu *); 5967c478bd9Sstevel@tonic-gate extern uint_t cpuid_get_ncpu_per_chip(struct cpu *); 5978949bcd6Sandrei extern uint_t cpuid_get_ncore_per_chip(struct cpu *); 598d129bde2Sesaxe extern uint_t cpuid_get_ncpu_sharing_last_cache(struct cpu *); 599d129bde2Sesaxe extern id_t cpuid_get_last_lvl_cacheid(struct cpu *); 600fb2f18f8Sesaxe extern int cpuid_get_chipid(struct cpu *); 601fb2f18f8Sesaxe extern id_t cpuid_get_coreid(struct cpu *); 60210569901Sgavinm extern int cpuid_get_pkgcoreid(struct cpu *); 603fb2f18f8Sesaxe extern int cpuid_get_clogid(struct cpu *); 6048949bcd6Sandrei extern int cpuid_is_cmt(struct cpu *); 6057c478bd9Sstevel@tonic-gate extern int cpuid_syscall32_insn(struct cpu *); 6067c478bd9Sstevel@tonic-gate extern int getl2cacheinfo(struct cpu *, int *, int *, int *); 6078a40a695Sgavinm 6088a40a695Sgavinm extern uint32_t cpuid_getchiprev(struct cpu *); 6098a40a695Sgavinm extern const char *cpuid_getchiprevstr(struct cpu *); 6108a40a695Sgavinm extern uint32_t cpuid_getsockettype(struct cpu *); 6117c478bd9Sstevel@tonic-gate 6127c478bd9Sstevel@tonic-gate extern int cpuid_opteron_erratum(struct cpu *, uint_t); 6137c478bd9Sstevel@tonic-gate 6147c478bd9Sstevel@tonic-gate struct cpuid_info; 6157c478bd9Sstevel@tonic-gate 6167c478bd9Sstevel@tonic-gate extern void setx86isalist(void); 617ae115bc7Smrj extern void cpuid_alloc_space(struct cpu *); 618ae115bc7Smrj extern void cpuid_free_space(struct cpu *); 6197c478bd9Sstevel@tonic-gate extern uint_t cpuid_pass1(struct cpu *); 6207c478bd9Sstevel@tonic-gate extern void cpuid_pass2(struct cpu *); 6217c478bd9Sstevel@tonic-gate extern void cpuid_pass3(struct cpu *); 6227c478bd9Sstevel@tonic-gate extern uint_t cpuid_pass4(struct cpu *); 6237c478bd9Sstevel@tonic-gate extern void add_cpunode2devtree(processorid_t, struct cpuid_info *); 6247c478bd9Sstevel@tonic-gate 6257c478bd9Sstevel@tonic-gate extern void cpuid_get_addrsize(struct cpu *, uint_t *, uint_t *); 6267c478bd9Sstevel@tonic-gate extern uint_t cpuid_get_dtlb_nent(struct cpu *, size_t); 627843e1988Sjohnlev 628843e1988Sjohnlev #if !defined(__xpv) 6295b8a6efeSbholler extern uint32_t *cpuid_mwait_alloc(struct cpu *); 6305b8a6efeSbholler extern void cpuid_mwait_free(struct cpu *); 6310e751525SEric Saxe extern int cpuid_deep_cstates_supported(void); 632*cef70d2cSBill Holler extern int cpuid_arat_supported(void); 6337997e108SSurya Prakki extern int vmware_platform(void); 634843e1988Sjohnlev #endif 6357c478bd9Sstevel@tonic-gate 6362449e17fSsherrym struct cpu_ucode_info; 6372449e17fSsherrym 6382449e17fSsherrym extern void ucode_alloc_space(struct cpu *); 6392449e17fSsherrym extern void ucode_free_space(struct cpu *); 6402449e17fSsherrym extern void ucode_check(struct cpu *); 641adc586deSMark Johnson extern void ucode_cleanup(); 6422449e17fSsherrym 643247dbb3dSsudheer #if !defined(__xpv) 644247dbb3dSsudheer extern char _tsc_mfence_start; 645247dbb3dSsudheer extern char _tsc_mfence_end; 646247dbb3dSsudheer extern char _tscp_start; 647247dbb3dSsudheer extern char _tscp_end; 648247dbb3dSsudheer extern char _no_rdtsc_start; 649247dbb3dSsudheer extern char _no_rdtsc_end; 65015363b27Ssudheer extern char _tsc_lfence_start; 65115363b27Ssudheer extern char _tsc_lfence_end; 652247dbb3dSsudheer #endif 653247dbb3dSsudheer 65422cc0e45SBill Holler #if !defined(__xpv) 65522cc0e45SBill Holler extern char bcopy_patch_start; 65622cc0e45SBill Holler extern char bcopy_patch_end; 65722cc0e45SBill Holler extern char bcopy_ck_size; 65822cc0e45SBill Holler #endif 65922cc0e45SBill Holler 660e774b42bSBill Holler extern void post_startup_cpu_fixups(void); 661e774b42bSBill Holler 6627c478bd9Sstevel@tonic-gate extern uint_t workaround_errata(struct cpu *); 6637c478bd9Sstevel@tonic-gate 6647c478bd9Sstevel@tonic-gate #if defined(OPTERON_ERRATUM_93) 6657c478bd9Sstevel@tonic-gate extern int opteron_erratum_93; 6667c478bd9Sstevel@tonic-gate #endif 6677c478bd9Sstevel@tonic-gate 6687c478bd9Sstevel@tonic-gate #if defined(OPTERON_ERRATUM_91) 6697c478bd9Sstevel@tonic-gate extern int opteron_erratum_91; 6707c478bd9Sstevel@tonic-gate #endif 6717c478bd9Sstevel@tonic-gate 6727c478bd9Sstevel@tonic-gate #if defined(OPTERON_ERRATUM_100) 6737c478bd9Sstevel@tonic-gate extern int opteron_erratum_100; 6747c478bd9Sstevel@tonic-gate #endif 6757c478bd9Sstevel@tonic-gate 6767c478bd9Sstevel@tonic-gate #if defined(OPTERON_ERRATUM_121) 6777c478bd9Sstevel@tonic-gate extern int opteron_erratum_121; 6787c478bd9Sstevel@tonic-gate #endif 6797c478bd9Sstevel@tonic-gate 680ee88d2b9Skchow #if defined(OPTERON_WORKAROUND_6323525) 681ee88d2b9Skchow extern int opteron_workaround_6323525; 682ee88d2b9Skchow extern void patch_workaround_6323525(void); 683ee88d2b9Skchow #endif 684ee88d2b9Skchow 685b9bfdccdSStuart Maybee extern int get_hwenv(void); 686b9bfdccdSStuart Maybee extern int is_controldom(void); 687b9bfdccdSStuart Maybee 688b9bfdccdSStuart Maybee /* 689b9bfdccdSStuart Maybee * Defined hardware environments 690b9bfdccdSStuart Maybee */ 691b9bfdccdSStuart Maybee #define HW_NATIVE 0x00 /* Running on bare metal */ 692b9bfdccdSStuart Maybee #define HW_XEN_PV 0x01 /* Running on Xen Hypervisor paravirutualized */ 693b9bfdccdSStuart Maybee #define HW_XEN_HVM 0x02 /* Running on Xen hypervisor HVM */ 694b9bfdccdSStuart Maybee #define HW_VMWARE 0x03 /* Running on VMware hypervisor */ 695b9bfdccdSStuart Maybee 6967c478bd9Sstevel@tonic-gate #endif /* _KERNEL */ 6977c478bd9Sstevel@tonic-gate 6987c478bd9Sstevel@tonic-gate #endif 6997c478bd9Sstevel@tonic-gate 7007c478bd9Sstevel@tonic-gate #ifdef __cplusplus 7017c478bd9Sstevel@tonic-gate } 7027c478bd9Sstevel@tonic-gate #endif 7037c478bd9Sstevel@tonic-gate 7047c478bd9Sstevel@tonic-gate #endif /* _SYS_X86_ARCHEXT_H */ 705