1*14b24e2bSVaishali Kulkarni /* 2*14b24e2bSVaishali Kulkarni * CDDL HEADER START 3*14b24e2bSVaishali Kulkarni * 4*14b24e2bSVaishali Kulkarni * The contents of this file are subject to the terms of the 5*14b24e2bSVaishali Kulkarni * Common Development and Distribution License, v.1, (the "License"). 6*14b24e2bSVaishali Kulkarni * You may not use this file except in compliance with the License. 7*14b24e2bSVaishali Kulkarni * 8*14b24e2bSVaishali Kulkarni * You can obtain a copy of the license at usr/src/OPENSOLARIS.LICENSE 9*14b24e2bSVaishali Kulkarni * or http://opensource.org/licenses/CDDL-1.0. 10*14b24e2bSVaishali Kulkarni * See the License for the specific language governing permissions 11*14b24e2bSVaishali Kulkarni * and limitations under the License. 12*14b24e2bSVaishali Kulkarni * 13*14b24e2bSVaishali Kulkarni * When distributing Covered Code, include this CDDL HEADER in each 14*14b24e2bSVaishali Kulkarni * file and include the License file at usr/src/OPENSOLARIS.LICENSE. 15*14b24e2bSVaishali Kulkarni * If applicable, add the following below this CDDL HEADER, with the 16*14b24e2bSVaishali Kulkarni * fields enclosed by brackets "[]" replaced with your own identifying 17*14b24e2bSVaishali Kulkarni * information: Portions Copyright [yyyy] [name of copyright owner] 18*14b24e2bSVaishali Kulkarni * 19*14b24e2bSVaishali Kulkarni * CDDL HEADER END 20*14b24e2bSVaishali Kulkarni */ 21*14b24e2bSVaishali Kulkarni 22*14b24e2bSVaishali Kulkarni /* 23*14b24e2bSVaishali Kulkarni * Copyright 2014-2017 Cavium, Inc. 24*14b24e2bSVaishali Kulkarni * The contents of this file are subject to the terms of the Common Development 25*14b24e2bSVaishali Kulkarni * and Distribution License, v.1, (the "License"). 26*14b24e2bSVaishali Kulkarni 27*14b24e2bSVaishali Kulkarni * You may not use this file except in compliance with the License. 28*14b24e2bSVaishali Kulkarni 29*14b24e2bSVaishali Kulkarni * You can obtain a copy of the License at available 30*14b24e2bSVaishali Kulkarni * at http://opensource.org/licenses/CDDL-1.0 31*14b24e2bSVaishali Kulkarni 32*14b24e2bSVaishali Kulkarni * See the License for the specific language governing permissions and 33*14b24e2bSVaishali Kulkarni * limitations under the License. 34*14b24e2bSVaishali Kulkarni */ 35*14b24e2bSVaishali Kulkarni 36*14b24e2bSVaishali Kulkarni #ifndef __ECORE_HSI_ROCE__ 37*14b24e2bSVaishali Kulkarni #define __ECORE_HSI_ROCE__ 38*14b24e2bSVaishali Kulkarni /************************************************************************/ 39*14b24e2bSVaishali Kulkarni /* Add include to ecore hsi rdma target for both roce and iwarp ecore driver */ 40*14b24e2bSVaishali Kulkarni /************************************************************************/ 41*14b24e2bSVaishali Kulkarni #include "ecore_hsi_rdma.h" 42*14b24e2bSVaishali Kulkarni /************************************************************************/ 43*14b24e2bSVaishali Kulkarni /* Add include to common roce target for both eCore and protocol roce driver */ 44*14b24e2bSVaishali Kulkarni /************************************************************************/ 45*14b24e2bSVaishali Kulkarni #include "roce_common.h" 46*14b24e2bSVaishali Kulkarni 47*14b24e2bSVaishali Kulkarni /* 48*14b24e2bSVaishali Kulkarni * The roce storm context of Mstorm 49*14b24e2bSVaishali Kulkarni */ 50*14b24e2bSVaishali Kulkarni struct mstorm_roce_conn_st_ctx 51*14b24e2bSVaishali Kulkarni { 52*14b24e2bSVaishali Kulkarni struct regpair temp[6]; 53*14b24e2bSVaishali Kulkarni }; 54*14b24e2bSVaishali Kulkarni 55*14b24e2bSVaishali Kulkarni 56*14b24e2bSVaishali Kulkarni /* 57*14b24e2bSVaishali Kulkarni * The roce storm context of Mstorm 58*14b24e2bSVaishali Kulkarni */ 59*14b24e2bSVaishali Kulkarni struct pstorm_roce_conn_st_ctx 60*14b24e2bSVaishali Kulkarni { 61*14b24e2bSVaishali Kulkarni struct regpair temp[16]; 62*14b24e2bSVaishali Kulkarni }; 63*14b24e2bSVaishali Kulkarni 64*14b24e2bSVaishali Kulkarni 65*14b24e2bSVaishali Kulkarni /* 66*14b24e2bSVaishali Kulkarni * The roce storm context of Ystorm 67*14b24e2bSVaishali Kulkarni */ 68*14b24e2bSVaishali Kulkarni struct ystorm_roce_conn_st_ctx 69*14b24e2bSVaishali Kulkarni { 70*14b24e2bSVaishali Kulkarni struct regpair temp[2]; 71*14b24e2bSVaishali Kulkarni }; 72*14b24e2bSVaishali Kulkarni 73*14b24e2bSVaishali Kulkarni /* 74*14b24e2bSVaishali Kulkarni * The roce storm context of Xstorm 75*14b24e2bSVaishali Kulkarni */ 76*14b24e2bSVaishali Kulkarni struct xstorm_roce_conn_st_ctx 77*14b24e2bSVaishali Kulkarni { 78*14b24e2bSVaishali Kulkarni struct regpair temp[24]; 79*14b24e2bSVaishali Kulkarni }; 80*14b24e2bSVaishali Kulkarni 81*14b24e2bSVaishali Kulkarni /* 82*14b24e2bSVaishali Kulkarni * The roce storm context of Tstorm 83*14b24e2bSVaishali Kulkarni */ 84*14b24e2bSVaishali Kulkarni struct tstorm_roce_conn_st_ctx 85*14b24e2bSVaishali Kulkarni { 86*14b24e2bSVaishali Kulkarni struct regpair temp[30]; 87*14b24e2bSVaishali Kulkarni }; 88*14b24e2bSVaishali Kulkarni 89*14b24e2bSVaishali Kulkarni /* 90*14b24e2bSVaishali Kulkarni * The roce storm context of Ystorm 91*14b24e2bSVaishali Kulkarni */ 92*14b24e2bSVaishali Kulkarni struct ustorm_roce_conn_st_ctx 93*14b24e2bSVaishali Kulkarni { 94*14b24e2bSVaishali Kulkarni struct regpair temp[12]; 95*14b24e2bSVaishali Kulkarni }; 96*14b24e2bSVaishali Kulkarni 97*14b24e2bSVaishali Kulkarni /* 98*14b24e2bSVaishali Kulkarni * roce connection context 99*14b24e2bSVaishali Kulkarni */ 100*14b24e2bSVaishali Kulkarni struct roce_conn_context 101*14b24e2bSVaishali Kulkarni { 102*14b24e2bSVaishali Kulkarni struct ystorm_roce_conn_st_ctx ystorm_st_context /* ystorm storm context */; 103*14b24e2bSVaishali Kulkarni struct regpair ystorm_st_padding[2] /* padding */; 104*14b24e2bSVaishali Kulkarni struct pstorm_roce_conn_st_ctx pstorm_st_context /* pstorm storm context */; 105*14b24e2bSVaishali Kulkarni struct xstorm_roce_conn_st_ctx xstorm_st_context /* xstorm storm context */; 106*14b24e2bSVaishali Kulkarni struct regpair xstorm_st_padding[2] /* padding */; 107*14b24e2bSVaishali Kulkarni struct e4_xstorm_rdma_conn_ag_ctx xstorm_ag_context /* xstorm aggregative context */; 108*14b24e2bSVaishali Kulkarni struct e4_tstorm_rdma_conn_ag_ctx tstorm_ag_context /* tstorm aggregative context */; 109*14b24e2bSVaishali Kulkarni struct timers_context timer_context /* timer context */; 110*14b24e2bSVaishali Kulkarni struct e4_ustorm_rdma_conn_ag_ctx ustorm_ag_context /* ustorm aggregative context */; 111*14b24e2bSVaishali Kulkarni struct tstorm_roce_conn_st_ctx tstorm_st_context /* tstorm storm context */; 112*14b24e2bSVaishali Kulkarni struct mstorm_roce_conn_st_ctx mstorm_st_context /* mstorm storm context */; 113*14b24e2bSVaishali Kulkarni struct ustorm_roce_conn_st_ctx ustorm_st_context /* ustorm storm context */; 114*14b24e2bSVaishali Kulkarni struct regpair ustorm_st_padding[2] /* padding */; 115*14b24e2bSVaishali Kulkarni }; 116*14b24e2bSVaishali Kulkarni 117*14b24e2bSVaishali Kulkarni 118*14b24e2bSVaishali Kulkarni /* 119*14b24e2bSVaishali Kulkarni * roce create qp requester ramrod data 120*14b24e2bSVaishali Kulkarni */ 121*14b24e2bSVaishali Kulkarni struct roce_create_qp_req_ramrod_data 122*14b24e2bSVaishali Kulkarni { 123*14b24e2bSVaishali Kulkarni __le16 flags; 124*14b24e2bSVaishali Kulkarni #define ROCE_CREATE_QP_REQ_RAMROD_DATA_ROCE_FLAVOR_MASK 0x3 /* Use roce_flavor enum */ 125*14b24e2bSVaishali Kulkarni #define ROCE_CREATE_QP_REQ_RAMROD_DATA_ROCE_FLAVOR_SHIFT 0 126*14b24e2bSVaishali Kulkarni #define ROCE_CREATE_QP_REQ_RAMROD_DATA_FMR_AND_RESERVED_EN_MASK 0x1 127*14b24e2bSVaishali Kulkarni #define ROCE_CREATE_QP_REQ_RAMROD_DATA_FMR_AND_RESERVED_EN_SHIFT 2 128*14b24e2bSVaishali Kulkarni #define ROCE_CREATE_QP_REQ_RAMROD_DATA_SIGNALED_COMP_MASK 0x1 129*14b24e2bSVaishali Kulkarni #define ROCE_CREATE_QP_REQ_RAMROD_DATA_SIGNALED_COMP_SHIFT 3 130*14b24e2bSVaishali Kulkarni #define ROCE_CREATE_QP_REQ_RAMROD_DATA_PRI_MASK 0x7 131*14b24e2bSVaishali Kulkarni #define ROCE_CREATE_QP_REQ_RAMROD_DATA_PRI_SHIFT 4 132*14b24e2bSVaishali Kulkarni #define ROCE_CREATE_QP_REQ_RAMROD_DATA_RESERVED_MASK 0x1 133*14b24e2bSVaishali Kulkarni #define ROCE_CREATE_QP_REQ_RAMROD_DATA_RESERVED_SHIFT 7 134*14b24e2bSVaishali Kulkarni #define ROCE_CREATE_QP_REQ_RAMROD_DATA_ERR_RETRY_CNT_MASK 0xF 135*14b24e2bSVaishali Kulkarni #define ROCE_CREATE_QP_REQ_RAMROD_DATA_ERR_RETRY_CNT_SHIFT 8 136*14b24e2bSVaishali Kulkarni #define ROCE_CREATE_QP_REQ_RAMROD_DATA_RNR_NAK_CNT_MASK 0xF 137*14b24e2bSVaishali Kulkarni #define ROCE_CREATE_QP_REQ_RAMROD_DATA_RNR_NAK_CNT_SHIFT 12 138*14b24e2bSVaishali Kulkarni u8 max_ord; 139*14b24e2bSVaishali Kulkarni u8 traffic_class /* In case of RRoCE on IPv4 will be used as TOS */; 140*14b24e2bSVaishali Kulkarni u8 hop_limit /* In case of RRoCE on IPv4 will be used as TTL */; 141*14b24e2bSVaishali Kulkarni u8 orq_num_pages; 142*14b24e2bSVaishali Kulkarni __le16 p_key; 143*14b24e2bSVaishali Kulkarni __le32 flow_label; 144*14b24e2bSVaishali Kulkarni __le32 dst_qp_id; 145*14b24e2bSVaishali Kulkarni __le32 ack_timeout_val; 146*14b24e2bSVaishali Kulkarni __le32 initial_psn; 147*14b24e2bSVaishali Kulkarni __le16 mtu; 148*14b24e2bSVaishali Kulkarni __le16 pd; 149*14b24e2bSVaishali Kulkarni __le16 sq_num_pages; 150*14b24e2bSVaishali Kulkarni __le16 low_latency_phy_queue; 151*14b24e2bSVaishali Kulkarni struct regpair sq_pbl_addr; 152*14b24e2bSVaishali Kulkarni struct regpair orq_pbl_addr; 153*14b24e2bSVaishali Kulkarni __le16 local_mac_addr[3] /* BE order */; 154*14b24e2bSVaishali Kulkarni __le16 remote_mac_addr[3] /* BE order */; 155*14b24e2bSVaishali Kulkarni __le16 vlan_id; 156*14b24e2bSVaishali Kulkarni __le16 udp_src_port /* Only relevant in RRoCE */; 157*14b24e2bSVaishali Kulkarni __le32 src_gid[4] /* BE order. In case of RRoCE on IPv4 the high register will hold the address. Low registers must be zero! */; 158*14b24e2bSVaishali Kulkarni __le32 dst_gid[4] /* BE order. In case of RRoCE on IPv4 the high register will hold the address. Low registers must be zero! */; 159*14b24e2bSVaishali Kulkarni struct regpair qp_handle_for_cqe; 160*14b24e2bSVaishali Kulkarni struct regpair qp_handle_for_async; 161*14b24e2bSVaishali Kulkarni u8 stats_counter_id /* Statistics counter ID to use */; 162*14b24e2bSVaishali Kulkarni u8 reserved3[7]; 163*14b24e2bSVaishali Kulkarni __le32 cq_cid; 164*14b24e2bSVaishali Kulkarni __le16 regular_latency_phy_queue; 165*14b24e2bSVaishali Kulkarni __le16 dpi; 166*14b24e2bSVaishali Kulkarni }; 167*14b24e2bSVaishali Kulkarni 168*14b24e2bSVaishali Kulkarni 169*14b24e2bSVaishali Kulkarni /* 170*14b24e2bSVaishali Kulkarni * roce create qp responder ramrod data 171*14b24e2bSVaishali Kulkarni */ 172*14b24e2bSVaishali Kulkarni struct roce_create_qp_resp_ramrod_data 173*14b24e2bSVaishali Kulkarni { 174*14b24e2bSVaishali Kulkarni __le16 flags; 175*14b24e2bSVaishali Kulkarni #define ROCE_CREATE_QP_RESP_RAMROD_DATA_ROCE_FLAVOR_MASK 0x3 /* Use roce_flavor enum */ 176*14b24e2bSVaishali Kulkarni #define ROCE_CREATE_QP_RESP_RAMROD_DATA_ROCE_FLAVOR_SHIFT 0 177*14b24e2bSVaishali Kulkarni #define ROCE_CREATE_QP_RESP_RAMROD_DATA_RDMA_RD_EN_MASK 0x1 178*14b24e2bSVaishali Kulkarni #define ROCE_CREATE_QP_RESP_RAMROD_DATA_RDMA_RD_EN_SHIFT 2 179*14b24e2bSVaishali Kulkarni #define ROCE_CREATE_QP_RESP_RAMROD_DATA_RDMA_WR_EN_MASK 0x1 180*14b24e2bSVaishali Kulkarni #define ROCE_CREATE_QP_RESP_RAMROD_DATA_RDMA_WR_EN_SHIFT 3 181*14b24e2bSVaishali Kulkarni #define ROCE_CREATE_QP_RESP_RAMROD_DATA_ATOMIC_EN_MASK 0x1 182*14b24e2bSVaishali Kulkarni #define ROCE_CREATE_QP_RESP_RAMROD_DATA_ATOMIC_EN_SHIFT 4 183*14b24e2bSVaishali Kulkarni #define ROCE_CREATE_QP_RESP_RAMROD_DATA_SRQ_FLG_MASK 0x1 184*14b24e2bSVaishali Kulkarni #define ROCE_CREATE_QP_RESP_RAMROD_DATA_SRQ_FLG_SHIFT 5 185*14b24e2bSVaishali Kulkarni #define ROCE_CREATE_QP_RESP_RAMROD_DATA_E2E_FLOW_CONTROL_EN_MASK 0x1 186*14b24e2bSVaishali Kulkarni #define ROCE_CREATE_QP_RESP_RAMROD_DATA_E2E_FLOW_CONTROL_EN_SHIFT 6 187*14b24e2bSVaishali Kulkarni #define ROCE_CREATE_QP_RESP_RAMROD_DATA_RESERVED_KEY_EN_MASK 0x1 188*14b24e2bSVaishali Kulkarni #define ROCE_CREATE_QP_RESP_RAMROD_DATA_RESERVED_KEY_EN_SHIFT 7 189*14b24e2bSVaishali Kulkarni #define ROCE_CREATE_QP_RESP_RAMROD_DATA_PRI_MASK 0x7 190*14b24e2bSVaishali Kulkarni #define ROCE_CREATE_QP_RESP_RAMROD_DATA_PRI_SHIFT 8 191*14b24e2bSVaishali Kulkarni #define ROCE_CREATE_QP_RESP_RAMROD_DATA_MIN_RNR_NAK_TIMER_MASK 0x1F 192*14b24e2bSVaishali Kulkarni #define ROCE_CREATE_QP_RESP_RAMROD_DATA_MIN_RNR_NAK_TIMER_SHIFT 11 193*14b24e2bSVaishali Kulkarni u8 max_ird; 194*14b24e2bSVaishali Kulkarni u8 traffic_class /* In case of RRoCE on IPv4 will be used as TOS */; 195*14b24e2bSVaishali Kulkarni u8 hop_limit /* In case of RRoCE on IPv4 will be used as TTL */; 196*14b24e2bSVaishali Kulkarni u8 irq_num_pages; 197*14b24e2bSVaishali Kulkarni __le16 p_key; 198*14b24e2bSVaishali Kulkarni __le32 flow_label; 199*14b24e2bSVaishali Kulkarni __le32 dst_qp_id; 200*14b24e2bSVaishali Kulkarni u8 stats_counter_id /* Statistics counter ID to use */; 201*14b24e2bSVaishali Kulkarni u8 reserved1; 202*14b24e2bSVaishali Kulkarni __le16 mtu; 203*14b24e2bSVaishali Kulkarni __le32 initial_psn; 204*14b24e2bSVaishali Kulkarni __le16 pd; 205*14b24e2bSVaishali Kulkarni __le16 rq_num_pages; 206*14b24e2bSVaishali Kulkarni struct rdma_srq_id srq_id; 207*14b24e2bSVaishali Kulkarni struct regpair rq_pbl_addr; 208*14b24e2bSVaishali Kulkarni struct regpair irq_pbl_addr; 209*14b24e2bSVaishali Kulkarni __le16 local_mac_addr[3] /* BE order */; 210*14b24e2bSVaishali Kulkarni __le16 remote_mac_addr[3] /* BE order */; 211*14b24e2bSVaishali Kulkarni __le16 vlan_id; 212*14b24e2bSVaishali Kulkarni __le16 udp_src_port /* Only relevant in RRoCE */; 213*14b24e2bSVaishali Kulkarni __le32 src_gid[4] /* BE order. In case of RRoCE on IPv4 the lower register will hold the address. High registers must be zero! */; 214*14b24e2bSVaishali Kulkarni __le32 dst_gid[4] /* BE order. In case of RRoCE on IPv4 the lower register will hold the address. High registers must be zero! */; 215*14b24e2bSVaishali Kulkarni struct regpair qp_handle_for_cqe; 216*14b24e2bSVaishali Kulkarni struct regpair qp_handle_for_async; 217*14b24e2bSVaishali Kulkarni __le16 low_latency_phy_queue; 218*14b24e2bSVaishali Kulkarni u8 reserved2[6]; 219*14b24e2bSVaishali Kulkarni __le32 cq_cid; 220*14b24e2bSVaishali Kulkarni __le16 regular_latency_phy_queue; 221*14b24e2bSVaishali Kulkarni __le16 dpi; 222*14b24e2bSVaishali Kulkarni }; 223*14b24e2bSVaishali Kulkarni 224*14b24e2bSVaishali Kulkarni 225*14b24e2bSVaishali Kulkarni /* 226*14b24e2bSVaishali Kulkarni * RoCE destroy qp requester output params 227*14b24e2bSVaishali Kulkarni */ 228*14b24e2bSVaishali Kulkarni struct roce_destroy_qp_req_output_params 229*14b24e2bSVaishali Kulkarni { 230*14b24e2bSVaishali Kulkarni __le32 num_bound_mw; 231*14b24e2bSVaishali Kulkarni __le32 cq_prod /* Completion producer value at destroy QP */; 232*14b24e2bSVaishali Kulkarni }; 233*14b24e2bSVaishali Kulkarni 234*14b24e2bSVaishali Kulkarni 235*14b24e2bSVaishali Kulkarni /* 236*14b24e2bSVaishali Kulkarni * RoCE destroy qp requester ramrod data 237*14b24e2bSVaishali Kulkarni */ 238*14b24e2bSVaishali Kulkarni struct roce_destroy_qp_req_ramrod_data 239*14b24e2bSVaishali Kulkarni { 240*14b24e2bSVaishali Kulkarni struct regpair output_params_addr; 241*14b24e2bSVaishali Kulkarni }; 242*14b24e2bSVaishali Kulkarni 243*14b24e2bSVaishali Kulkarni 244*14b24e2bSVaishali Kulkarni /* 245*14b24e2bSVaishali Kulkarni * RoCE destroy qp responder output params 246*14b24e2bSVaishali Kulkarni */ 247*14b24e2bSVaishali Kulkarni struct roce_destroy_qp_resp_output_params 248*14b24e2bSVaishali Kulkarni { 249*14b24e2bSVaishali Kulkarni __le32 num_invalidated_mw; 250*14b24e2bSVaishali Kulkarni __le32 cq_prod /* Completion producer value at destroy QP */; 251*14b24e2bSVaishali Kulkarni }; 252*14b24e2bSVaishali Kulkarni 253*14b24e2bSVaishali Kulkarni 254*14b24e2bSVaishali Kulkarni /* 255*14b24e2bSVaishali Kulkarni * RoCE destroy qp responder ramrod data 256*14b24e2bSVaishali Kulkarni */ 257*14b24e2bSVaishali Kulkarni struct roce_destroy_qp_resp_ramrod_data 258*14b24e2bSVaishali Kulkarni { 259*14b24e2bSVaishali Kulkarni struct regpair output_params_addr; 260*14b24e2bSVaishali Kulkarni }; 261*14b24e2bSVaishali Kulkarni 262*14b24e2bSVaishali Kulkarni 263*14b24e2bSVaishali Kulkarni /* 264*14b24e2bSVaishali Kulkarni * roce func init ramrod data 265*14b24e2bSVaishali Kulkarni */ 266*14b24e2bSVaishali Kulkarni struct roce_events_stats 267*14b24e2bSVaishali Kulkarni { 268*14b24e2bSVaishali Kulkarni __le16 silent_drops; 269*14b24e2bSVaishali Kulkarni __le16 rnr_naks_sent; 270*14b24e2bSVaishali Kulkarni __le32 retransmit_count; 271*14b24e2bSVaishali Kulkarni __le32 icrc_error_count; 272*14b24e2bSVaishali Kulkarni __le32 reserved; 273*14b24e2bSVaishali Kulkarni }; 274*14b24e2bSVaishali Kulkarni 275*14b24e2bSVaishali Kulkarni 276*14b24e2bSVaishali Kulkarni /* 277*14b24e2bSVaishali Kulkarni * ROCE slow path EQ cmd IDs 278*14b24e2bSVaishali Kulkarni */ 279*14b24e2bSVaishali Kulkarni enum roce_event_opcode 280*14b24e2bSVaishali Kulkarni { 281*14b24e2bSVaishali Kulkarni ROCE_EVENT_CREATE_QP=11, 282*14b24e2bSVaishali Kulkarni ROCE_EVENT_MODIFY_QP, 283*14b24e2bSVaishali Kulkarni ROCE_EVENT_QUERY_QP, 284*14b24e2bSVaishali Kulkarni ROCE_EVENT_DESTROY_QP, 285*14b24e2bSVaishali Kulkarni ROCE_EVENT_CREATE_UD_QP, 286*14b24e2bSVaishali Kulkarni ROCE_EVENT_DESTROY_UD_QP, 287*14b24e2bSVaishali Kulkarni MAX_ROCE_EVENT_OPCODE 288*14b24e2bSVaishali Kulkarni }; 289*14b24e2bSVaishali Kulkarni 290*14b24e2bSVaishali Kulkarni 291*14b24e2bSVaishali Kulkarni /* 292*14b24e2bSVaishali Kulkarni * roce func init ramrod data 293*14b24e2bSVaishali Kulkarni */ 294*14b24e2bSVaishali Kulkarni struct roce_init_func_params 295*14b24e2bSVaishali Kulkarni { 296*14b24e2bSVaishali Kulkarni u8 ll2_queue_id /* This ll2 queue ID is used for Unreliable Datagram QP */; 297*14b24e2bSVaishali Kulkarni u8 cnp_vlan_priority /* VLAN priority of DCQCN CNP packet */; 298*14b24e2bSVaishali Kulkarni u8 cnp_dscp /* The value of DSCP field in IP header for CNP packets */; 299*14b24e2bSVaishali Kulkarni u8 reserved; 300*14b24e2bSVaishali Kulkarni __le32 cnp_send_timeout /* The minimal difference of send time between CNP packets for specific QP. Units are in microseconds */; 301*14b24e2bSVaishali Kulkarni }; 302*14b24e2bSVaishali Kulkarni 303*14b24e2bSVaishali Kulkarni 304*14b24e2bSVaishali Kulkarni /* 305*14b24e2bSVaishali Kulkarni * roce func init ramrod data 306*14b24e2bSVaishali Kulkarni */ 307*14b24e2bSVaishali Kulkarni struct roce_init_func_ramrod_data 308*14b24e2bSVaishali Kulkarni { 309*14b24e2bSVaishali Kulkarni struct rdma_init_func_ramrod_data rdma; 310*14b24e2bSVaishali Kulkarni struct roce_init_func_params roce; 311*14b24e2bSVaishali Kulkarni }; 312*14b24e2bSVaishali Kulkarni 313*14b24e2bSVaishali Kulkarni 314*14b24e2bSVaishali Kulkarni /* 315*14b24e2bSVaishali Kulkarni * roce modify qp requester ramrod data 316*14b24e2bSVaishali Kulkarni */ 317*14b24e2bSVaishali Kulkarni struct roce_modify_qp_req_ramrod_data 318*14b24e2bSVaishali Kulkarni { 319*14b24e2bSVaishali Kulkarni __le16 flags; 320*14b24e2bSVaishali Kulkarni #define ROCE_MODIFY_QP_REQ_RAMROD_DATA_MOVE_TO_ERR_FLG_MASK 0x1 321*14b24e2bSVaishali Kulkarni #define ROCE_MODIFY_QP_REQ_RAMROD_DATA_MOVE_TO_ERR_FLG_SHIFT 0 322*14b24e2bSVaishali Kulkarni #define ROCE_MODIFY_QP_REQ_RAMROD_DATA_MOVE_TO_SQD_FLG_MASK 0x1 323*14b24e2bSVaishali Kulkarni #define ROCE_MODIFY_QP_REQ_RAMROD_DATA_MOVE_TO_SQD_FLG_SHIFT 1 324*14b24e2bSVaishali Kulkarni #define ROCE_MODIFY_QP_REQ_RAMROD_DATA_EN_SQD_ASYNC_NOTIFY_MASK 0x1 325*14b24e2bSVaishali Kulkarni #define ROCE_MODIFY_QP_REQ_RAMROD_DATA_EN_SQD_ASYNC_NOTIFY_SHIFT 2 326*14b24e2bSVaishali Kulkarni #define ROCE_MODIFY_QP_REQ_RAMROD_DATA_P_KEY_FLG_MASK 0x1 327*14b24e2bSVaishali Kulkarni #define ROCE_MODIFY_QP_REQ_RAMROD_DATA_P_KEY_FLG_SHIFT 3 328*14b24e2bSVaishali Kulkarni #define ROCE_MODIFY_QP_REQ_RAMROD_DATA_ADDRESS_VECTOR_FLG_MASK 0x1 329*14b24e2bSVaishali Kulkarni #define ROCE_MODIFY_QP_REQ_RAMROD_DATA_ADDRESS_VECTOR_FLG_SHIFT 4 330*14b24e2bSVaishali Kulkarni #define ROCE_MODIFY_QP_REQ_RAMROD_DATA_MAX_ORD_FLG_MASK 0x1 331*14b24e2bSVaishali Kulkarni #define ROCE_MODIFY_QP_REQ_RAMROD_DATA_MAX_ORD_FLG_SHIFT 5 332*14b24e2bSVaishali Kulkarni #define ROCE_MODIFY_QP_REQ_RAMROD_DATA_RNR_NAK_CNT_FLG_MASK 0x1 333*14b24e2bSVaishali Kulkarni #define ROCE_MODIFY_QP_REQ_RAMROD_DATA_RNR_NAK_CNT_FLG_SHIFT 6 334*14b24e2bSVaishali Kulkarni #define ROCE_MODIFY_QP_REQ_RAMROD_DATA_ERR_RETRY_CNT_FLG_MASK 0x1 335*14b24e2bSVaishali Kulkarni #define ROCE_MODIFY_QP_REQ_RAMROD_DATA_ERR_RETRY_CNT_FLG_SHIFT 7 336*14b24e2bSVaishali Kulkarni #define ROCE_MODIFY_QP_REQ_RAMROD_DATA_ACK_TIMEOUT_FLG_MASK 0x1 337*14b24e2bSVaishali Kulkarni #define ROCE_MODIFY_QP_REQ_RAMROD_DATA_ACK_TIMEOUT_FLG_SHIFT 8 338*14b24e2bSVaishali Kulkarni #define ROCE_MODIFY_QP_REQ_RAMROD_DATA_PRI_FLG_MASK 0x1 339*14b24e2bSVaishali Kulkarni #define ROCE_MODIFY_QP_REQ_RAMROD_DATA_PRI_FLG_SHIFT 9 340*14b24e2bSVaishali Kulkarni #define ROCE_MODIFY_QP_REQ_RAMROD_DATA_PRI_MASK 0x7 341*14b24e2bSVaishali Kulkarni #define ROCE_MODIFY_QP_REQ_RAMROD_DATA_PRI_SHIFT 10 342*14b24e2bSVaishali Kulkarni #define ROCE_MODIFY_QP_REQ_RAMROD_DATA_RESERVED1_MASK 0x7 343*14b24e2bSVaishali Kulkarni #define ROCE_MODIFY_QP_REQ_RAMROD_DATA_RESERVED1_SHIFT 13 344*14b24e2bSVaishali Kulkarni u8 fields; 345*14b24e2bSVaishali Kulkarni #define ROCE_MODIFY_QP_REQ_RAMROD_DATA_ERR_RETRY_CNT_MASK 0xF 346*14b24e2bSVaishali Kulkarni #define ROCE_MODIFY_QP_REQ_RAMROD_DATA_ERR_RETRY_CNT_SHIFT 0 347*14b24e2bSVaishali Kulkarni #define ROCE_MODIFY_QP_REQ_RAMROD_DATA_RNR_NAK_CNT_MASK 0xF 348*14b24e2bSVaishali Kulkarni #define ROCE_MODIFY_QP_REQ_RAMROD_DATA_RNR_NAK_CNT_SHIFT 4 349*14b24e2bSVaishali Kulkarni u8 max_ord; 350*14b24e2bSVaishali Kulkarni u8 traffic_class; 351*14b24e2bSVaishali Kulkarni u8 hop_limit; 352*14b24e2bSVaishali Kulkarni __le16 p_key; 353*14b24e2bSVaishali Kulkarni __le32 flow_label; 354*14b24e2bSVaishali Kulkarni __le32 ack_timeout_val; 355*14b24e2bSVaishali Kulkarni __le16 mtu; 356*14b24e2bSVaishali Kulkarni __le16 reserved2; 357*14b24e2bSVaishali Kulkarni __le32 reserved3[3]; 358*14b24e2bSVaishali Kulkarni __le32 src_gid[4] /* BE order. In case of IPv4 the higher register will hold the address. Low registers must be zero! */; 359*14b24e2bSVaishali Kulkarni __le32 dst_gid[4] /* BE order. In case of IPv4 the higher register will hold the address. Low registers must be zero! */; 360*14b24e2bSVaishali Kulkarni }; 361*14b24e2bSVaishali Kulkarni 362*14b24e2bSVaishali Kulkarni 363*14b24e2bSVaishali Kulkarni /* 364*14b24e2bSVaishali Kulkarni * roce modify qp responder ramrod data 365*14b24e2bSVaishali Kulkarni */ 366*14b24e2bSVaishali Kulkarni struct roce_modify_qp_resp_ramrod_data 367*14b24e2bSVaishali Kulkarni { 368*14b24e2bSVaishali Kulkarni __le16 flags; 369*14b24e2bSVaishali Kulkarni #define ROCE_MODIFY_QP_RESP_RAMROD_DATA_MOVE_TO_ERR_FLG_MASK 0x1 370*14b24e2bSVaishali Kulkarni #define ROCE_MODIFY_QP_RESP_RAMROD_DATA_MOVE_TO_ERR_FLG_SHIFT 0 371*14b24e2bSVaishali Kulkarni #define ROCE_MODIFY_QP_RESP_RAMROD_DATA_RDMA_RD_EN_MASK 0x1 372*14b24e2bSVaishali Kulkarni #define ROCE_MODIFY_QP_RESP_RAMROD_DATA_RDMA_RD_EN_SHIFT 1 373*14b24e2bSVaishali Kulkarni #define ROCE_MODIFY_QP_RESP_RAMROD_DATA_RDMA_WR_EN_MASK 0x1 374*14b24e2bSVaishali Kulkarni #define ROCE_MODIFY_QP_RESP_RAMROD_DATA_RDMA_WR_EN_SHIFT 2 375*14b24e2bSVaishali Kulkarni #define ROCE_MODIFY_QP_RESP_RAMROD_DATA_ATOMIC_EN_MASK 0x1 376*14b24e2bSVaishali Kulkarni #define ROCE_MODIFY_QP_RESP_RAMROD_DATA_ATOMIC_EN_SHIFT 3 377*14b24e2bSVaishali Kulkarni #define ROCE_MODIFY_QP_RESP_RAMROD_DATA_P_KEY_FLG_MASK 0x1 378*14b24e2bSVaishali Kulkarni #define ROCE_MODIFY_QP_RESP_RAMROD_DATA_P_KEY_FLG_SHIFT 4 379*14b24e2bSVaishali Kulkarni #define ROCE_MODIFY_QP_RESP_RAMROD_DATA_ADDRESS_VECTOR_FLG_MASK 0x1 380*14b24e2bSVaishali Kulkarni #define ROCE_MODIFY_QP_RESP_RAMROD_DATA_ADDRESS_VECTOR_FLG_SHIFT 5 381*14b24e2bSVaishali Kulkarni #define ROCE_MODIFY_QP_RESP_RAMROD_DATA_MAX_IRD_FLG_MASK 0x1 382*14b24e2bSVaishali Kulkarni #define ROCE_MODIFY_QP_RESP_RAMROD_DATA_MAX_IRD_FLG_SHIFT 6 383*14b24e2bSVaishali Kulkarni #define ROCE_MODIFY_QP_RESP_RAMROD_DATA_PRI_FLG_MASK 0x1 384*14b24e2bSVaishali Kulkarni #define ROCE_MODIFY_QP_RESP_RAMROD_DATA_PRI_FLG_SHIFT 7 385*14b24e2bSVaishali Kulkarni #define ROCE_MODIFY_QP_RESP_RAMROD_DATA_MIN_RNR_NAK_TIMER_FLG_MASK 0x1 386*14b24e2bSVaishali Kulkarni #define ROCE_MODIFY_QP_RESP_RAMROD_DATA_MIN_RNR_NAK_TIMER_FLG_SHIFT 8 387*14b24e2bSVaishali Kulkarni #define ROCE_MODIFY_QP_RESP_RAMROD_DATA_RDMA_OPS_EN_FLG_MASK 0x1 388*14b24e2bSVaishali Kulkarni #define ROCE_MODIFY_QP_RESP_RAMROD_DATA_RDMA_OPS_EN_FLG_SHIFT 9 389*14b24e2bSVaishali Kulkarni #define ROCE_MODIFY_QP_RESP_RAMROD_DATA_RESERVED1_MASK 0x3F 390*14b24e2bSVaishali Kulkarni #define ROCE_MODIFY_QP_RESP_RAMROD_DATA_RESERVED1_SHIFT 10 391*14b24e2bSVaishali Kulkarni u8 fields; 392*14b24e2bSVaishali Kulkarni #define ROCE_MODIFY_QP_RESP_RAMROD_DATA_PRI_MASK 0x7 393*14b24e2bSVaishali Kulkarni #define ROCE_MODIFY_QP_RESP_RAMROD_DATA_PRI_SHIFT 0 394*14b24e2bSVaishali Kulkarni #define ROCE_MODIFY_QP_RESP_RAMROD_DATA_MIN_RNR_NAK_TIMER_MASK 0x1F 395*14b24e2bSVaishali Kulkarni #define ROCE_MODIFY_QP_RESP_RAMROD_DATA_MIN_RNR_NAK_TIMER_SHIFT 3 396*14b24e2bSVaishali Kulkarni u8 max_ird; 397*14b24e2bSVaishali Kulkarni u8 traffic_class; 398*14b24e2bSVaishali Kulkarni u8 hop_limit; 399*14b24e2bSVaishali Kulkarni __le16 p_key; 400*14b24e2bSVaishali Kulkarni __le32 flow_label; 401*14b24e2bSVaishali Kulkarni __le16 mtu; 402*14b24e2bSVaishali Kulkarni __le16 reserved2; 403*14b24e2bSVaishali Kulkarni __le32 src_gid[4] /* BE order. In case of IPv4 the higher register will hold the address. Low registers must be zero! */; 404*14b24e2bSVaishali Kulkarni __le32 dst_gid[4] /* BE order. In case of IPv4 the higher register will hold the address. Low registers must be zero! */; 405*14b24e2bSVaishali Kulkarni }; 406*14b24e2bSVaishali Kulkarni 407*14b24e2bSVaishali Kulkarni 408*14b24e2bSVaishali Kulkarni /* 409*14b24e2bSVaishali Kulkarni * RoCE query qp requester output params 410*14b24e2bSVaishali Kulkarni */ 411*14b24e2bSVaishali Kulkarni struct roce_query_qp_req_output_params 412*14b24e2bSVaishali Kulkarni { 413*14b24e2bSVaishali Kulkarni __le32 psn /* send next psn */; 414*14b24e2bSVaishali Kulkarni __le32 flags; 415*14b24e2bSVaishali Kulkarni #define ROCE_QUERY_QP_REQ_OUTPUT_PARAMS_ERR_FLG_MASK 0x1 416*14b24e2bSVaishali Kulkarni #define ROCE_QUERY_QP_REQ_OUTPUT_PARAMS_ERR_FLG_SHIFT 0 417*14b24e2bSVaishali Kulkarni #define ROCE_QUERY_QP_REQ_OUTPUT_PARAMS_SQ_DRAINING_FLG_MASK 0x1 418*14b24e2bSVaishali Kulkarni #define ROCE_QUERY_QP_REQ_OUTPUT_PARAMS_SQ_DRAINING_FLG_SHIFT 1 419*14b24e2bSVaishali Kulkarni #define ROCE_QUERY_QP_REQ_OUTPUT_PARAMS_RESERVED0_MASK 0x3FFFFFFF 420*14b24e2bSVaishali Kulkarni #define ROCE_QUERY_QP_REQ_OUTPUT_PARAMS_RESERVED0_SHIFT 2 421*14b24e2bSVaishali Kulkarni }; 422*14b24e2bSVaishali Kulkarni 423*14b24e2bSVaishali Kulkarni 424*14b24e2bSVaishali Kulkarni /* 425*14b24e2bSVaishali Kulkarni * RoCE query qp requester ramrod data 426*14b24e2bSVaishali Kulkarni */ 427*14b24e2bSVaishali Kulkarni struct roce_query_qp_req_ramrod_data 428*14b24e2bSVaishali Kulkarni { 429*14b24e2bSVaishali Kulkarni struct regpair output_params_addr; 430*14b24e2bSVaishali Kulkarni }; 431*14b24e2bSVaishali Kulkarni 432*14b24e2bSVaishali Kulkarni 433*14b24e2bSVaishali Kulkarni /* 434*14b24e2bSVaishali Kulkarni * RoCE query qp responder output params 435*14b24e2bSVaishali Kulkarni */ 436*14b24e2bSVaishali Kulkarni struct roce_query_qp_resp_output_params 437*14b24e2bSVaishali Kulkarni { 438*14b24e2bSVaishali Kulkarni __le32 psn /* send next psn */; 439*14b24e2bSVaishali Kulkarni __le32 err_flag; 440*14b24e2bSVaishali Kulkarni #define ROCE_QUERY_QP_RESP_OUTPUT_PARAMS_ERROR_FLG_MASK 0x1 441*14b24e2bSVaishali Kulkarni #define ROCE_QUERY_QP_RESP_OUTPUT_PARAMS_ERROR_FLG_SHIFT 0 442*14b24e2bSVaishali Kulkarni #define ROCE_QUERY_QP_RESP_OUTPUT_PARAMS_RESERVED0_MASK 0x7FFFFFFF 443*14b24e2bSVaishali Kulkarni #define ROCE_QUERY_QP_RESP_OUTPUT_PARAMS_RESERVED0_SHIFT 1 444*14b24e2bSVaishali Kulkarni }; 445*14b24e2bSVaishali Kulkarni 446*14b24e2bSVaishali Kulkarni 447*14b24e2bSVaishali Kulkarni /* 448*14b24e2bSVaishali Kulkarni * RoCE query qp responder ramrod data 449*14b24e2bSVaishali Kulkarni */ 450*14b24e2bSVaishali Kulkarni struct roce_query_qp_resp_ramrod_data 451*14b24e2bSVaishali Kulkarni { 452*14b24e2bSVaishali Kulkarni struct regpair output_params_addr; 453*14b24e2bSVaishali Kulkarni }; 454*14b24e2bSVaishali Kulkarni 455*14b24e2bSVaishali Kulkarni 456*14b24e2bSVaishali Kulkarni /* 457*14b24e2bSVaishali Kulkarni * ROCE ramrod command IDs 458*14b24e2bSVaishali Kulkarni */ 459*14b24e2bSVaishali Kulkarni enum roce_ramrod_cmd_id 460*14b24e2bSVaishali Kulkarni { 461*14b24e2bSVaishali Kulkarni ROCE_RAMROD_CREATE_QP=11, 462*14b24e2bSVaishali Kulkarni ROCE_RAMROD_MODIFY_QP, 463*14b24e2bSVaishali Kulkarni ROCE_RAMROD_QUERY_QP, 464*14b24e2bSVaishali Kulkarni ROCE_RAMROD_DESTROY_QP, 465*14b24e2bSVaishali Kulkarni ROCE_RAMROD_CREATE_UD_QP, 466*14b24e2bSVaishali Kulkarni ROCE_RAMROD_DESTROY_UD_QP, 467*14b24e2bSVaishali Kulkarni MAX_ROCE_RAMROD_CMD_ID 468*14b24e2bSVaishali Kulkarni }; 469*14b24e2bSVaishali Kulkarni 470*14b24e2bSVaishali Kulkarni 471*14b24e2bSVaishali Kulkarni 472*14b24e2bSVaishali Kulkarni 473*14b24e2bSVaishali Kulkarni 474*14b24e2bSVaishali Kulkarni 475*14b24e2bSVaishali Kulkarni struct e4_mstorm_roce_req_conn_ag_ctx 476*14b24e2bSVaishali Kulkarni { 477*14b24e2bSVaishali Kulkarni u8 byte0 /* cdu_validation */; 478*14b24e2bSVaishali Kulkarni u8 byte1 /* state */; 479*14b24e2bSVaishali Kulkarni u8 flags0; 480*14b24e2bSVaishali Kulkarni #define E4_MSTORM_ROCE_REQ_CONN_AG_CTX_BIT0_MASK 0x1 /* exist_in_qm0 */ 481*14b24e2bSVaishali Kulkarni #define E4_MSTORM_ROCE_REQ_CONN_AG_CTX_BIT0_SHIFT 0 482*14b24e2bSVaishali Kulkarni #define E4_MSTORM_ROCE_REQ_CONN_AG_CTX_BIT1_MASK 0x1 /* exist_in_qm1 */ 483*14b24e2bSVaishali Kulkarni #define E4_MSTORM_ROCE_REQ_CONN_AG_CTX_BIT1_SHIFT 1 484*14b24e2bSVaishali Kulkarni #define E4_MSTORM_ROCE_REQ_CONN_AG_CTX_CF0_MASK 0x3 /* cf0 */ 485*14b24e2bSVaishali Kulkarni #define E4_MSTORM_ROCE_REQ_CONN_AG_CTX_CF0_SHIFT 2 486*14b24e2bSVaishali Kulkarni #define E4_MSTORM_ROCE_REQ_CONN_AG_CTX_CF1_MASK 0x3 /* cf1 */ 487*14b24e2bSVaishali Kulkarni #define E4_MSTORM_ROCE_REQ_CONN_AG_CTX_CF1_SHIFT 4 488*14b24e2bSVaishali Kulkarni #define E4_MSTORM_ROCE_REQ_CONN_AG_CTX_CF2_MASK 0x3 /* cf2 */ 489*14b24e2bSVaishali Kulkarni #define E4_MSTORM_ROCE_REQ_CONN_AG_CTX_CF2_SHIFT 6 490*14b24e2bSVaishali Kulkarni u8 flags1; 491*14b24e2bSVaishali Kulkarni #define E4_MSTORM_ROCE_REQ_CONN_AG_CTX_CF0EN_MASK 0x1 /* cf0en */ 492*14b24e2bSVaishali Kulkarni #define E4_MSTORM_ROCE_REQ_CONN_AG_CTX_CF0EN_SHIFT 0 493*14b24e2bSVaishali Kulkarni #define E4_MSTORM_ROCE_REQ_CONN_AG_CTX_CF1EN_MASK 0x1 /* cf1en */ 494*14b24e2bSVaishali Kulkarni #define E4_MSTORM_ROCE_REQ_CONN_AG_CTX_CF1EN_SHIFT 1 495*14b24e2bSVaishali Kulkarni #define E4_MSTORM_ROCE_REQ_CONN_AG_CTX_CF2EN_MASK 0x1 /* cf2en */ 496*14b24e2bSVaishali Kulkarni #define E4_MSTORM_ROCE_REQ_CONN_AG_CTX_CF2EN_SHIFT 2 497*14b24e2bSVaishali Kulkarni #define E4_MSTORM_ROCE_REQ_CONN_AG_CTX_RULE0EN_MASK 0x1 /* rule0en */ 498*14b24e2bSVaishali Kulkarni #define E4_MSTORM_ROCE_REQ_CONN_AG_CTX_RULE0EN_SHIFT 3 499*14b24e2bSVaishali Kulkarni #define E4_MSTORM_ROCE_REQ_CONN_AG_CTX_RULE1EN_MASK 0x1 /* rule1en */ 500*14b24e2bSVaishali Kulkarni #define E4_MSTORM_ROCE_REQ_CONN_AG_CTX_RULE1EN_SHIFT 4 501*14b24e2bSVaishali Kulkarni #define E4_MSTORM_ROCE_REQ_CONN_AG_CTX_RULE2EN_MASK 0x1 /* rule2en */ 502*14b24e2bSVaishali Kulkarni #define E4_MSTORM_ROCE_REQ_CONN_AG_CTX_RULE2EN_SHIFT 5 503*14b24e2bSVaishali Kulkarni #define E4_MSTORM_ROCE_REQ_CONN_AG_CTX_RULE3EN_MASK 0x1 /* rule3en */ 504*14b24e2bSVaishali Kulkarni #define E4_MSTORM_ROCE_REQ_CONN_AG_CTX_RULE3EN_SHIFT 6 505*14b24e2bSVaishali Kulkarni #define E4_MSTORM_ROCE_REQ_CONN_AG_CTX_RULE4EN_MASK 0x1 /* rule4en */ 506*14b24e2bSVaishali Kulkarni #define E4_MSTORM_ROCE_REQ_CONN_AG_CTX_RULE4EN_SHIFT 7 507*14b24e2bSVaishali Kulkarni __le16 word0 /* word0 */; 508*14b24e2bSVaishali Kulkarni __le16 word1 /* word1 */; 509*14b24e2bSVaishali Kulkarni __le32 reg0 /* reg0 */; 510*14b24e2bSVaishali Kulkarni __le32 reg1 /* reg1 */; 511*14b24e2bSVaishali Kulkarni }; 512*14b24e2bSVaishali Kulkarni 513*14b24e2bSVaishali Kulkarni 514*14b24e2bSVaishali Kulkarni struct e4_mstorm_roce_resp_conn_ag_ctx 515*14b24e2bSVaishali Kulkarni { 516*14b24e2bSVaishali Kulkarni u8 byte0 /* cdu_validation */; 517*14b24e2bSVaishali Kulkarni u8 byte1 /* state */; 518*14b24e2bSVaishali Kulkarni u8 flags0; 519*14b24e2bSVaishali Kulkarni #define E4_MSTORM_ROCE_RESP_CONN_AG_CTX_BIT0_MASK 0x1 /* exist_in_qm0 */ 520*14b24e2bSVaishali Kulkarni #define E4_MSTORM_ROCE_RESP_CONN_AG_CTX_BIT0_SHIFT 0 521*14b24e2bSVaishali Kulkarni #define E4_MSTORM_ROCE_RESP_CONN_AG_CTX_BIT1_MASK 0x1 /* exist_in_qm1 */ 522*14b24e2bSVaishali Kulkarni #define E4_MSTORM_ROCE_RESP_CONN_AG_CTX_BIT1_SHIFT 1 523*14b24e2bSVaishali Kulkarni #define E4_MSTORM_ROCE_RESP_CONN_AG_CTX_CF0_MASK 0x3 /* cf0 */ 524*14b24e2bSVaishali Kulkarni #define E4_MSTORM_ROCE_RESP_CONN_AG_CTX_CF0_SHIFT 2 525*14b24e2bSVaishali Kulkarni #define E4_MSTORM_ROCE_RESP_CONN_AG_CTX_CF1_MASK 0x3 /* cf1 */ 526*14b24e2bSVaishali Kulkarni #define E4_MSTORM_ROCE_RESP_CONN_AG_CTX_CF1_SHIFT 4 527*14b24e2bSVaishali Kulkarni #define E4_MSTORM_ROCE_RESP_CONN_AG_CTX_CF2_MASK 0x3 /* cf2 */ 528*14b24e2bSVaishali Kulkarni #define E4_MSTORM_ROCE_RESP_CONN_AG_CTX_CF2_SHIFT 6 529*14b24e2bSVaishali Kulkarni u8 flags1; 530*14b24e2bSVaishali Kulkarni #define E4_MSTORM_ROCE_RESP_CONN_AG_CTX_CF0EN_MASK 0x1 /* cf0en */ 531*14b24e2bSVaishali Kulkarni #define E4_MSTORM_ROCE_RESP_CONN_AG_CTX_CF0EN_SHIFT 0 532*14b24e2bSVaishali Kulkarni #define E4_MSTORM_ROCE_RESP_CONN_AG_CTX_CF1EN_MASK 0x1 /* cf1en */ 533*14b24e2bSVaishali Kulkarni #define E4_MSTORM_ROCE_RESP_CONN_AG_CTX_CF1EN_SHIFT 1 534*14b24e2bSVaishali Kulkarni #define E4_MSTORM_ROCE_RESP_CONN_AG_CTX_CF2EN_MASK 0x1 /* cf2en */ 535*14b24e2bSVaishali Kulkarni #define E4_MSTORM_ROCE_RESP_CONN_AG_CTX_CF2EN_SHIFT 2 536*14b24e2bSVaishali Kulkarni #define E4_MSTORM_ROCE_RESP_CONN_AG_CTX_RULE0EN_MASK 0x1 /* rule0en */ 537*14b24e2bSVaishali Kulkarni #define E4_MSTORM_ROCE_RESP_CONN_AG_CTX_RULE0EN_SHIFT 3 538*14b24e2bSVaishali Kulkarni #define E4_MSTORM_ROCE_RESP_CONN_AG_CTX_RULE1EN_MASK 0x1 /* rule1en */ 539*14b24e2bSVaishali Kulkarni #define E4_MSTORM_ROCE_RESP_CONN_AG_CTX_RULE1EN_SHIFT 4 540*14b24e2bSVaishali Kulkarni #define E4_MSTORM_ROCE_RESP_CONN_AG_CTX_RULE2EN_MASK 0x1 /* rule2en */ 541*14b24e2bSVaishali Kulkarni #define E4_MSTORM_ROCE_RESP_CONN_AG_CTX_RULE2EN_SHIFT 5 542*14b24e2bSVaishali Kulkarni #define E4_MSTORM_ROCE_RESP_CONN_AG_CTX_RULE3EN_MASK 0x1 /* rule3en */ 543*14b24e2bSVaishali Kulkarni #define E4_MSTORM_ROCE_RESP_CONN_AG_CTX_RULE3EN_SHIFT 6 544*14b24e2bSVaishali Kulkarni #define E4_MSTORM_ROCE_RESP_CONN_AG_CTX_RULE4EN_MASK 0x1 /* rule4en */ 545*14b24e2bSVaishali Kulkarni #define E4_MSTORM_ROCE_RESP_CONN_AG_CTX_RULE4EN_SHIFT 7 546*14b24e2bSVaishali Kulkarni __le16 word0 /* word0 */; 547*14b24e2bSVaishali Kulkarni __le16 word1 /* word1 */; 548*14b24e2bSVaishali Kulkarni __le32 reg0 /* reg0 */; 549*14b24e2bSVaishali Kulkarni __le32 reg1 /* reg1 */; 550*14b24e2bSVaishali Kulkarni }; 551*14b24e2bSVaishali Kulkarni 552*14b24e2bSVaishali Kulkarni 553*14b24e2bSVaishali Kulkarni struct e4_tstorm_roce_req_conn_ag_ctx 554*14b24e2bSVaishali Kulkarni { 555*14b24e2bSVaishali Kulkarni u8 reserved0 /* cdu_validation */; 556*14b24e2bSVaishali Kulkarni u8 state /* state */; 557*14b24e2bSVaishali Kulkarni u8 flags0; 558*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_EXIST_IN_QM0_MASK 0x1 /* exist_in_qm0 */ 559*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_EXIST_IN_QM0_SHIFT 0 560*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_RX_ERROR_OCCURED_MASK 0x1 /* exist_in_qm1 */ 561*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_RX_ERROR_OCCURED_SHIFT 1 562*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_TX_CQE_ERROR_OCCURED_MASK 0x1 /* bit2 */ 563*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_TX_CQE_ERROR_OCCURED_SHIFT 2 564*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_BIT3_MASK 0x1 /* bit3 */ 565*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_BIT3_SHIFT 3 566*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_MSTORM_FLUSH_MASK 0x1 /* bit4 */ 567*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_MSTORM_FLUSH_SHIFT 4 568*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_CACHED_ORQ_MASK 0x1 /* bit5 */ 569*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_CACHED_ORQ_SHIFT 5 570*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_TIMER_CF_MASK 0x3 /* timer0cf */ 571*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_TIMER_CF_SHIFT 6 572*14b24e2bSVaishali Kulkarni u8 flags1; 573*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_CF1_MASK 0x3 /* timer1cf */ 574*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_CF1_SHIFT 0 575*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_FLUSH_SQ_CF_MASK 0x3 /* timer2cf */ 576*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_FLUSH_SQ_CF_SHIFT 2 577*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_TIMER_STOP_ALL_CF_MASK 0x3 /* timer_stop_all */ 578*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_TIMER_STOP_ALL_CF_SHIFT 4 579*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_FLUSH_Q0_CF_MASK 0x3 /* cf4 */ 580*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_FLUSH_Q0_CF_SHIFT 6 581*14b24e2bSVaishali Kulkarni u8 flags2; 582*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_MSTORM_FLUSH_CF_MASK 0x3 /* cf5 */ 583*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_MSTORM_FLUSH_CF_SHIFT 0 584*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_SET_TIMER_CF_MASK 0x3 /* cf6 */ 585*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_SET_TIMER_CF_SHIFT 2 586*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_TX_ASYNC_ERROR_CF_MASK 0x3 /* cf7 */ 587*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_TX_ASYNC_ERROR_CF_SHIFT 4 588*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_RXMIT_DONE_CF_MASK 0x3 /* cf8 */ 589*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_RXMIT_DONE_CF_SHIFT 6 590*14b24e2bSVaishali Kulkarni u8 flags3; 591*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_ERROR_SCAN_COMPLETED_CF_MASK 0x3 /* cf9 */ 592*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_ERROR_SCAN_COMPLETED_CF_SHIFT 0 593*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_SQ_DRAIN_COMPLETED_CF_MASK 0x3 /* cf10 */ 594*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_SQ_DRAIN_COMPLETED_CF_SHIFT 2 595*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_TIMER_CF_EN_MASK 0x1 /* cf0en */ 596*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_TIMER_CF_EN_SHIFT 4 597*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_CF1EN_MASK 0x1 /* cf1en */ 598*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_CF1EN_SHIFT 5 599*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_FLUSH_SQ_CF_EN_MASK 0x1 /* cf2en */ 600*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_FLUSH_SQ_CF_EN_SHIFT 6 601*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_TIMER_STOP_ALL_CF_EN_MASK 0x1 /* cf3en */ 602*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_TIMER_STOP_ALL_CF_EN_SHIFT 7 603*14b24e2bSVaishali Kulkarni u8 flags4; 604*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_FLUSH_Q0_CF_EN_MASK 0x1 /* cf4en */ 605*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_FLUSH_Q0_CF_EN_SHIFT 0 606*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_MSTORM_FLUSH_CF_EN_MASK 0x1 /* cf5en */ 607*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_MSTORM_FLUSH_CF_EN_SHIFT 1 608*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_SET_TIMER_CF_EN_MASK 0x1 /* cf6en */ 609*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_SET_TIMER_CF_EN_SHIFT 2 610*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_TX_ASYNC_ERROR_CF_EN_MASK 0x1 /* cf7en */ 611*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_TX_ASYNC_ERROR_CF_EN_SHIFT 3 612*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_RXMIT_DONE_CF_EN_MASK 0x1 /* cf8en */ 613*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_RXMIT_DONE_CF_EN_SHIFT 4 614*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_ERROR_SCAN_COMPLETED_CF_EN_MASK 0x1 /* cf9en */ 615*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_ERROR_SCAN_COMPLETED_CF_EN_SHIFT 5 616*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_SQ_DRAIN_COMPLETED_CF_EN_MASK 0x1 /* cf10en */ 617*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_SQ_DRAIN_COMPLETED_CF_EN_SHIFT 6 618*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_RULE0EN_MASK 0x1 /* rule0en */ 619*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_RULE0EN_SHIFT 7 620*14b24e2bSVaishali Kulkarni u8 flags5; 621*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_RULE1EN_MASK 0x1 /* rule1en */ 622*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_RULE1EN_SHIFT 0 623*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_RULE2EN_MASK 0x1 /* rule2en */ 624*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_RULE2EN_SHIFT 1 625*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_RULE3EN_MASK 0x1 /* rule3en */ 626*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_RULE3EN_SHIFT 2 627*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_RULE4EN_MASK 0x1 /* rule4en */ 628*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_RULE4EN_SHIFT 3 629*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_RULE5EN_MASK 0x1 /* rule5en */ 630*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_RULE5EN_SHIFT 4 631*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_SND_SQ_CONS_EN_MASK 0x1 /* rule6en */ 632*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_SND_SQ_CONS_EN_SHIFT 5 633*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_RULE7EN_MASK 0x1 /* rule7en */ 634*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_RULE7EN_SHIFT 6 635*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_RULE8EN_MASK 0x1 /* rule8en */ 636*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_REQ_CONN_AG_CTX_RULE8EN_SHIFT 7 637*14b24e2bSVaishali Kulkarni __le32 reg0 /* reg0 */; 638*14b24e2bSVaishali Kulkarni __le32 snd_nxt_psn /* reg1 */; 639*14b24e2bSVaishali Kulkarni __le32 snd_max_psn /* reg2 */; 640*14b24e2bSVaishali Kulkarni __le32 orq_prod /* reg3 */; 641*14b24e2bSVaishali Kulkarni __le32 reg4 /* reg4 */; 642*14b24e2bSVaishali Kulkarni __le32 reg5 /* reg5 */; 643*14b24e2bSVaishali Kulkarni __le32 reg6 /* reg6 */; 644*14b24e2bSVaishali Kulkarni __le32 reg7 /* reg7 */; 645*14b24e2bSVaishali Kulkarni __le32 reg8 /* reg8 */; 646*14b24e2bSVaishali Kulkarni u8 tx_cqe_error_type /* byte2 */; 647*14b24e2bSVaishali Kulkarni u8 orq_cache_idx /* byte3 */; 648*14b24e2bSVaishali Kulkarni __le16 snd_sq_cons_th /* word0 */; 649*14b24e2bSVaishali Kulkarni u8 byte4 /* byte4 */; 650*14b24e2bSVaishali Kulkarni u8 byte5 /* byte5 */; 651*14b24e2bSVaishali Kulkarni __le16 snd_sq_cons /* word1 */; 652*14b24e2bSVaishali Kulkarni __le16 word2 /* conn_dpi */; 653*14b24e2bSVaishali Kulkarni __le16 word3 /* word3 */; 654*14b24e2bSVaishali Kulkarni __le32 reg9 /* reg9 */; 655*14b24e2bSVaishali Kulkarni __le32 reg10 /* reg10 */; 656*14b24e2bSVaishali Kulkarni }; 657*14b24e2bSVaishali Kulkarni 658*14b24e2bSVaishali Kulkarni 659*14b24e2bSVaishali Kulkarni struct e4_tstorm_roce_resp_conn_ag_ctx 660*14b24e2bSVaishali Kulkarni { 661*14b24e2bSVaishali Kulkarni u8 byte0 /* cdu_validation */; 662*14b24e2bSVaishali Kulkarni u8 state /* state */; 663*14b24e2bSVaishali Kulkarni u8 flags0; 664*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_EXIST_IN_QM0_MASK 0x1 /* exist_in_qm0 */ 665*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_EXIST_IN_QM0_SHIFT 0 666*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_RX_ERROR_NOTIFY_REQUESTER_MASK 0x1 /* exist_in_qm1 */ 667*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_RX_ERROR_NOTIFY_REQUESTER_SHIFT 1 668*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_BIT2_MASK 0x1 /* bit2 */ 669*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_BIT2_SHIFT 2 670*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_BIT3_MASK 0x1 /* bit3 */ 671*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_BIT3_SHIFT 3 672*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_MSTORM_FLUSH_MASK 0x1 /* bit4 */ 673*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_MSTORM_FLUSH_SHIFT 4 674*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_BIT5_MASK 0x1 /* bit5 */ 675*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_BIT5_SHIFT 5 676*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_CF0_MASK 0x3 /* timer0cf */ 677*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_CF0_SHIFT 6 678*14b24e2bSVaishali Kulkarni u8 flags1; 679*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_RX_ERROR_CF_MASK 0x3 /* timer1cf */ 680*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_RX_ERROR_CF_SHIFT 0 681*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_TX_ERROR_CF_MASK 0x3 /* timer2cf */ 682*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_TX_ERROR_CF_SHIFT 2 683*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_CF3_MASK 0x3 /* timer_stop_all */ 684*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_CF3_SHIFT 4 685*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_FLUSH_Q0_CF_MASK 0x3 /* cf4 */ 686*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_FLUSH_Q0_CF_SHIFT 6 687*14b24e2bSVaishali Kulkarni u8 flags2; 688*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_MSTORM_FLUSH_CF_MASK 0x3 /* cf5 */ 689*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_MSTORM_FLUSH_CF_SHIFT 0 690*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_CF6_MASK 0x3 /* cf6 */ 691*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_CF6_SHIFT 2 692*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_CF7_MASK 0x3 /* cf7 */ 693*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_CF7_SHIFT 4 694*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_CF8_MASK 0x3 /* cf8 */ 695*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_CF8_SHIFT 6 696*14b24e2bSVaishali Kulkarni u8 flags3; 697*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_CF9_MASK 0x3 /* cf9 */ 698*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_CF9_SHIFT 0 699*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_CF10_MASK 0x3 /* cf10 */ 700*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_CF10_SHIFT 2 701*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_CF0EN_MASK 0x1 /* cf0en */ 702*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_CF0EN_SHIFT 4 703*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_RX_ERROR_CF_EN_MASK 0x1 /* cf1en */ 704*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_RX_ERROR_CF_EN_SHIFT 5 705*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_TX_ERROR_CF_EN_MASK 0x1 /* cf2en */ 706*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_TX_ERROR_CF_EN_SHIFT 6 707*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_CF3EN_MASK 0x1 /* cf3en */ 708*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_CF3EN_SHIFT 7 709*14b24e2bSVaishali Kulkarni u8 flags4; 710*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_FLUSH_Q0_CF_EN_MASK 0x1 /* cf4en */ 711*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_FLUSH_Q0_CF_EN_SHIFT 0 712*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_MSTORM_FLUSH_CF_EN_MASK 0x1 /* cf5en */ 713*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_MSTORM_FLUSH_CF_EN_SHIFT 1 714*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_CF6EN_MASK 0x1 /* cf6en */ 715*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_CF6EN_SHIFT 2 716*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_CF7EN_MASK 0x1 /* cf7en */ 717*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_CF7EN_SHIFT 3 718*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_CF8EN_MASK 0x1 /* cf8en */ 719*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_CF8EN_SHIFT 4 720*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_CF9EN_MASK 0x1 /* cf9en */ 721*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_CF9EN_SHIFT 5 722*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_CF10EN_MASK 0x1 /* cf10en */ 723*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_CF10EN_SHIFT 6 724*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_RULE0EN_MASK 0x1 /* rule0en */ 725*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_RULE0EN_SHIFT 7 726*14b24e2bSVaishali Kulkarni u8 flags5; 727*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_RULE1EN_MASK 0x1 /* rule1en */ 728*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_RULE1EN_SHIFT 0 729*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_RULE2EN_MASK 0x1 /* rule2en */ 730*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_RULE2EN_SHIFT 1 731*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_RULE3EN_MASK 0x1 /* rule3en */ 732*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_RULE3EN_SHIFT 2 733*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_RULE4EN_MASK 0x1 /* rule4en */ 734*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_RULE4EN_SHIFT 3 735*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_RULE5EN_MASK 0x1 /* rule5en */ 736*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_RULE5EN_SHIFT 4 737*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_RQ_RULE_EN_MASK 0x1 /* rule6en */ 738*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_RQ_RULE_EN_SHIFT 5 739*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_RULE7EN_MASK 0x1 /* rule7en */ 740*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_RULE7EN_SHIFT 6 741*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_RULE8EN_MASK 0x1 /* rule8en */ 742*14b24e2bSVaishali Kulkarni #define E4_TSTORM_ROCE_RESP_CONN_AG_CTX_RULE8EN_SHIFT 7 743*14b24e2bSVaishali Kulkarni __le32 psn_and_rxmit_id_echo /* reg0 */; 744*14b24e2bSVaishali Kulkarni __le32 reg1 /* reg1 */; 745*14b24e2bSVaishali Kulkarni __le32 reg2 /* reg2 */; 746*14b24e2bSVaishali Kulkarni __le32 reg3 /* reg3 */; 747*14b24e2bSVaishali Kulkarni __le32 reg4 /* reg4 */; 748*14b24e2bSVaishali Kulkarni __le32 reg5 /* reg5 */; 749*14b24e2bSVaishali Kulkarni __le32 reg6 /* reg6 */; 750*14b24e2bSVaishali Kulkarni __le32 reg7 /* reg7 */; 751*14b24e2bSVaishali Kulkarni __le32 reg8 /* reg8 */; 752*14b24e2bSVaishali Kulkarni u8 tx_async_error_type /* byte2 */; 753*14b24e2bSVaishali Kulkarni u8 byte3 /* byte3 */; 754*14b24e2bSVaishali Kulkarni __le16 rq_cons /* word0 */; 755*14b24e2bSVaishali Kulkarni u8 byte4 /* byte4 */; 756*14b24e2bSVaishali Kulkarni u8 byte5 /* byte5 */; 757*14b24e2bSVaishali Kulkarni __le16 rq_prod /* word1 */; 758*14b24e2bSVaishali Kulkarni __le16 conn_dpi /* conn_dpi */; 759*14b24e2bSVaishali Kulkarni __le16 irq_cons /* word3 */; 760*14b24e2bSVaishali Kulkarni __le32 num_invlidated_mw /* reg9 */; 761*14b24e2bSVaishali Kulkarni __le32 reg10 /* reg10 */; 762*14b24e2bSVaishali Kulkarni }; 763*14b24e2bSVaishali Kulkarni 764*14b24e2bSVaishali Kulkarni 765*14b24e2bSVaishali Kulkarni struct e4_ustorm_roce_req_conn_ag_ctx 766*14b24e2bSVaishali Kulkarni { 767*14b24e2bSVaishali Kulkarni u8 byte0 /* cdu_validation */; 768*14b24e2bSVaishali Kulkarni u8 byte1 /* state */; 769*14b24e2bSVaishali Kulkarni u8 flags0; 770*14b24e2bSVaishali Kulkarni #define E4_USTORM_ROCE_REQ_CONN_AG_CTX_BIT0_MASK 0x1 /* exist_in_qm0 */ 771*14b24e2bSVaishali Kulkarni #define E4_USTORM_ROCE_REQ_CONN_AG_CTX_BIT0_SHIFT 0 772*14b24e2bSVaishali Kulkarni #define E4_USTORM_ROCE_REQ_CONN_AG_CTX_BIT1_MASK 0x1 /* exist_in_qm1 */ 773*14b24e2bSVaishali Kulkarni #define E4_USTORM_ROCE_REQ_CONN_AG_CTX_BIT1_SHIFT 1 774*14b24e2bSVaishali Kulkarni #define E4_USTORM_ROCE_REQ_CONN_AG_CTX_CF0_MASK 0x3 /* timer0cf */ 775*14b24e2bSVaishali Kulkarni #define E4_USTORM_ROCE_REQ_CONN_AG_CTX_CF0_SHIFT 2 776*14b24e2bSVaishali Kulkarni #define E4_USTORM_ROCE_REQ_CONN_AG_CTX_CF1_MASK 0x3 /* timer1cf */ 777*14b24e2bSVaishali Kulkarni #define E4_USTORM_ROCE_REQ_CONN_AG_CTX_CF1_SHIFT 4 778*14b24e2bSVaishali Kulkarni #define E4_USTORM_ROCE_REQ_CONN_AG_CTX_CF2_MASK 0x3 /* timer2cf */ 779*14b24e2bSVaishali Kulkarni #define E4_USTORM_ROCE_REQ_CONN_AG_CTX_CF2_SHIFT 6 780*14b24e2bSVaishali Kulkarni u8 flags1; 781*14b24e2bSVaishali Kulkarni #define E4_USTORM_ROCE_REQ_CONN_AG_CTX_CF3_MASK 0x3 /* timer_stop_all */ 782*14b24e2bSVaishali Kulkarni #define E4_USTORM_ROCE_REQ_CONN_AG_CTX_CF3_SHIFT 0 783*14b24e2bSVaishali Kulkarni #define E4_USTORM_ROCE_REQ_CONN_AG_CTX_CF4_MASK 0x3 /* cf4 */ 784*14b24e2bSVaishali Kulkarni #define E4_USTORM_ROCE_REQ_CONN_AG_CTX_CF4_SHIFT 2 785*14b24e2bSVaishali Kulkarni #define E4_USTORM_ROCE_REQ_CONN_AG_CTX_CF5_MASK 0x3 /* cf5 */ 786*14b24e2bSVaishali Kulkarni #define E4_USTORM_ROCE_REQ_CONN_AG_CTX_CF5_SHIFT 4 787*14b24e2bSVaishali Kulkarni #define E4_USTORM_ROCE_REQ_CONN_AG_CTX_CF6_MASK 0x3 /* cf6 */ 788*14b24e2bSVaishali Kulkarni #define E4_USTORM_ROCE_REQ_CONN_AG_CTX_CF6_SHIFT 6 789*14b24e2bSVaishali Kulkarni u8 flags2; 790*14b24e2bSVaishali Kulkarni #define E4_USTORM_ROCE_REQ_CONN_AG_CTX_CF0EN_MASK 0x1 /* cf0en */ 791*14b24e2bSVaishali Kulkarni #define E4_USTORM_ROCE_REQ_CONN_AG_CTX_CF0EN_SHIFT 0 792*14b24e2bSVaishali Kulkarni #define E4_USTORM_ROCE_REQ_CONN_AG_CTX_CF1EN_MASK 0x1 /* cf1en */ 793*14b24e2bSVaishali Kulkarni #define E4_USTORM_ROCE_REQ_CONN_AG_CTX_CF1EN_SHIFT 1 794*14b24e2bSVaishali Kulkarni #define E4_USTORM_ROCE_REQ_CONN_AG_CTX_CF2EN_MASK 0x1 /* cf2en */ 795*14b24e2bSVaishali Kulkarni #define E4_USTORM_ROCE_REQ_CONN_AG_CTX_CF2EN_SHIFT 2 796*14b24e2bSVaishali Kulkarni #define E4_USTORM_ROCE_REQ_CONN_AG_CTX_CF3EN_MASK 0x1 /* cf3en */ 797*14b24e2bSVaishali Kulkarni #define E4_USTORM_ROCE_REQ_CONN_AG_CTX_CF3EN_SHIFT 3 798*14b24e2bSVaishali Kulkarni #define E4_USTORM_ROCE_REQ_CONN_AG_CTX_CF4EN_MASK 0x1 /* cf4en */ 799*14b24e2bSVaishali Kulkarni #define E4_USTORM_ROCE_REQ_CONN_AG_CTX_CF4EN_SHIFT 4 800*14b24e2bSVaishali Kulkarni #define E4_USTORM_ROCE_REQ_CONN_AG_CTX_CF5EN_MASK 0x1 /* cf5en */ 801*14b24e2bSVaishali Kulkarni #define E4_USTORM_ROCE_REQ_CONN_AG_CTX_CF5EN_SHIFT 5 802*14b24e2bSVaishali Kulkarni #define E4_USTORM_ROCE_REQ_CONN_AG_CTX_CF6EN_MASK 0x1 /* cf6en */ 803*14b24e2bSVaishali Kulkarni #define E4_USTORM_ROCE_REQ_CONN_AG_CTX_CF6EN_SHIFT 6 804*14b24e2bSVaishali Kulkarni #define E4_USTORM_ROCE_REQ_CONN_AG_CTX_RULE0EN_MASK 0x1 /* rule0en */ 805*14b24e2bSVaishali Kulkarni #define E4_USTORM_ROCE_REQ_CONN_AG_CTX_RULE0EN_SHIFT 7 806*14b24e2bSVaishali Kulkarni u8 flags3; 807*14b24e2bSVaishali Kulkarni #define E4_USTORM_ROCE_REQ_CONN_AG_CTX_RULE1EN_MASK 0x1 /* rule1en */ 808*14b24e2bSVaishali Kulkarni #define E4_USTORM_ROCE_REQ_CONN_AG_CTX_RULE1EN_SHIFT 0 809*14b24e2bSVaishali Kulkarni #define E4_USTORM_ROCE_REQ_CONN_AG_CTX_RULE2EN_MASK 0x1 /* rule2en */ 810*14b24e2bSVaishali Kulkarni #define E4_USTORM_ROCE_REQ_CONN_AG_CTX_RULE2EN_SHIFT 1 811*14b24e2bSVaishali Kulkarni #define E4_USTORM_ROCE_REQ_CONN_AG_CTX_RULE3EN_MASK 0x1 /* rule3en */ 812*14b24e2bSVaishali Kulkarni #define E4_USTORM_ROCE_REQ_CONN_AG_CTX_RULE3EN_SHIFT 2 813*14b24e2bSVaishali Kulkarni #define E4_USTORM_ROCE_REQ_CONN_AG_CTX_RULE4EN_MASK 0x1 /* rule4en */ 814*14b24e2bSVaishali Kulkarni #define E4_USTORM_ROCE_REQ_CONN_AG_CTX_RULE4EN_SHIFT 3 815*14b24e2bSVaishali Kulkarni #define E4_USTORM_ROCE_REQ_CONN_AG_CTX_RULE5EN_MASK 0x1 /* rule5en */ 816*14b24e2bSVaishali Kulkarni #define E4_USTORM_ROCE_REQ_CONN_AG_CTX_RULE5EN_SHIFT 4 817*14b24e2bSVaishali Kulkarni #define E4_USTORM_ROCE_REQ_CONN_AG_CTX_RULE6EN_MASK 0x1 /* rule6en */ 818*14b24e2bSVaishali Kulkarni #define E4_USTORM_ROCE_REQ_CONN_AG_CTX_RULE6EN_SHIFT 5 819*14b24e2bSVaishali Kulkarni #define E4_USTORM_ROCE_REQ_CONN_AG_CTX_RULE7EN_MASK 0x1 /* rule7en */ 820*14b24e2bSVaishali Kulkarni #define E4_USTORM_ROCE_REQ_CONN_AG_CTX_RULE7EN_SHIFT 6 821*14b24e2bSVaishali Kulkarni #define E4_USTORM_ROCE_REQ_CONN_AG_CTX_RULE8EN_MASK 0x1 /* rule8en */ 822*14b24e2bSVaishali Kulkarni #define E4_USTORM_ROCE_REQ_CONN_AG_CTX_RULE8EN_SHIFT 7 823*14b24e2bSVaishali Kulkarni u8 byte2 /* byte2 */; 824*14b24e2bSVaishali Kulkarni u8 byte3 /* byte3 */; 825*14b24e2bSVaishali Kulkarni __le16 word0 /* conn_dpi */; 826*14b24e2bSVaishali Kulkarni __le16 word1 /* word1 */; 827*14b24e2bSVaishali Kulkarni __le32 reg0 /* reg0 */; 828*14b24e2bSVaishali Kulkarni __le32 reg1 /* reg1 */; 829*14b24e2bSVaishali Kulkarni __le32 reg2 /* reg2 */; 830*14b24e2bSVaishali Kulkarni __le32 reg3 /* reg3 */; 831*14b24e2bSVaishali Kulkarni __le16 word2 /* word2 */; 832*14b24e2bSVaishali Kulkarni __le16 word3 /* word3 */; 833*14b24e2bSVaishali Kulkarni }; 834*14b24e2bSVaishali Kulkarni 835*14b24e2bSVaishali Kulkarni 836*14b24e2bSVaishali Kulkarni struct e4_ustorm_roce_resp_conn_ag_ctx 837*14b24e2bSVaishali Kulkarni { 838*14b24e2bSVaishali Kulkarni u8 byte0 /* cdu_validation */; 839*14b24e2bSVaishali Kulkarni u8 byte1 /* state */; 840*14b24e2bSVaishali Kulkarni u8 flags0; 841*14b24e2bSVaishali Kulkarni #define E4_USTORM_ROCE_RESP_CONN_AG_CTX_BIT0_MASK 0x1 /* exist_in_qm0 */ 842*14b24e2bSVaishali Kulkarni #define E4_USTORM_ROCE_RESP_CONN_AG_CTX_BIT0_SHIFT 0 843*14b24e2bSVaishali Kulkarni #define E4_USTORM_ROCE_RESP_CONN_AG_CTX_BIT1_MASK 0x1 /* exist_in_qm1 */ 844*14b24e2bSVaishali Kulkarni #define E4_USTORM_ROCE_RESP_CONN_AG_CTX_BIT1_SHIFT 1 845*14b24e2bSVaishali Kulkarni #define E4_USTORM_ROCE_RESP_CONN_AG_CTX_CF0_MASK 0x3 /* timer0cf */ 846*14b24e2bSVaishali Kulkarni #define E4_USTORM_ROCE_RESP_CONN_AG_CTX_CF0_SHIFT 2 847*14b24e2bSVaishali Kulkarni #define E4_USTORM_ROCE_RESP_CONN_AG_CTX_CF1_MASK 0x3 /* timer1cf */ 848*14b24e2bSVaishali Kulkarni #define E4_USTORM_ROCE_RESP_CONN_AG_CTX_CF1_SHIFT 4 849*14b24e2bSVaishali Kulkarni #define E4_USTORM_ROCE_RESP_CONN_AG_CTX_CF2_MASK 0x3 /* timer2cf */ 850*14b24e2bSVaishali Kulkarni #define E4_USTORM_ROCE_RESP_CONN_AG_CTX_CF2_SHIFT 6 851*14b24e2bSVaishali Kulkarni u8 flags1; 852*14b24e2bSVaishali Kulkarni #define E4_USTORM_ROCE_RESP_CONN_AG_CTX_CF3_MASK 0x3 /* timer_stop_all */ 853*14b24e2bSVaishali Kulkarni #define E4_USTORM_ROCE_RESP_CONN_AG_CTX_CF3_SHIFT 0 854*14b24e2bSVaishali Kulkarni #define E4_USTORM_ROCE_RESP_CONN_AG_CTX_CF4_MASK 0x3 /* cf4 */ 855*14b24e2bSVaishali Kulkarni #define E4_USTORM_ROCE_RESP_CONN_AG_CTX_CF4_SHIFT 2 856*14b24e2bSVaishali Kulkarni #define E4_USTORM_ROCE_RESP_CONN_AG_CTX_CF5_MASK 0x3 /* cf5 */ 857*14b24e2bSVaishali Kulkarni #define E4_USTORM_ROCE_RESP_CONN_AG_CTX_CF5_SHIFT 4 858*14b24e2bSVaishali Kulkarni #define E4_USTORM_ROCE_RESP_CONN_AG_CTX_CF6_MASK 0x3 /* cf6 */ 859*14b24e2bSVaishali Kulkarni #define E4_USTORM_ROCE_RESP_CONN_AG_CTX_CF6_SHIFT 6 860*14b24e2bSVaishali Kulkarni u8 flags2; 861*14b24e2bSVaishali Kulkarni #define E4_USTORM_ROCE_RESP_CONN_AG_CTX_CF0EN_MASK 0x1 /* cf0en */ 862*14b24e2bSVaishali Kulkarni #define E4_USTORM_ROCE_RESP_CONN_AG_CTX_CF0EN_SHIFT 0 863*14b24e2bSVaishali Kulkarni #define E4_USTORM_ROCE_RESP_CONN_AG_CTX_CF1EN_MASK 0x1 /* cf1en */ 864*14b24e2bSVaishali Kulkarni #define E4_USTORM_ROCE_RESP_CONN_AG_CTX_CF1EN_SHIFT 1 865*14b24e2bSVaishali Kulkarni #define E4_USTORM_ROCE_RESP_CONN_AG_CTX_CF2EN_MASK 0x1 /* cf2en */ 866*14b24e2bSVaishali Kulkarni #define E4_USTORM_ROCE_RESP_CONN_AG_CTX_CF2EN_SHIFT 2 867*14b24e2bSVaishali Kulkarni #define E4_USTORM_ROCE_RESP_CONN_AG_CTX_CF3EN_MASK 0x1 /* cf3en */ 868*14b24e2bSVaishali Kulkarni #define E4_USTORM_ROCE_RESP_CONN_AG_CTX_CF3EN_SHIFT 3 869*14b24e2bSVaishali Kulkarni #define E4_USTORM_ROCE_RESP_CONN_AG_CTX_CF4EN_MASK 0x1 /* cf4en */ 870*14b24e2bSVaishali Kulkarni #define E4_USTORM_ROCE_RESP_CONN_AG_CTX_CF4EN_SHIFT 4 871*14b24e2bSVaishali Kulkarni #define E4_USTORM_ROCE_RESP_CONN_AG_CTX_CF5EN_MASK 0x1 /* cf5en */ 872*14b24e2bSVaishali Kulkarni #define E4_USTORM_ROCE_RESP_CONN_AG_CTX_CF5EN_SHIFT 5 873*14b24e2bSVaishali Kulkarni #define E4_USTORM_ROCE_RESP_CONN_AG_CTX_CF6EN_MASK 0x1 /* cf6en */ 874*14b24e2bSVaishali Kulkarni #define E4_USTORM_ROCE_RESP_CONN_AG_CTX_CF6EN_SHIFT 6 875*14b24e2bSVaishali Kulkarni #define E4_USTORM_ROCE_RESP_CONN_AG_CTX_RULE0EN_MASK 0x1 /* rule0en */ 876*14b24e2bSVaishali Kulkarni #define E4_USTORM_ROCE_RESP_CONN_AG_CTX_RULE0EN_SHIFT 7 877*14b24e2bSVaishali Kulkarni u8 flags3; 878*14b24e2bSVaishali Kulkarni #define E4_USTORM_ROCE_RESP_CONN_AG_CTX_RULE1EN_MASK 0x1 /* rule1en */ 879*14b24e2bSVaishali Kulkarni #define E4_USTORM_ROCE_RESP_CONN_AG_CTX_RULE1EN_SHIFT 0 880*14b24e2bSVaishali Kulkarni #define E4_USTORM_ROCE_RESP_CONN_AG_CTX_RULE2EN_MASK 0x1 /* rule2en */ 881*14b24e2bSVaishali Kulkarni #define E4_USTORM_ROCE_RESP_CONN_AG_CTX_RULE2EN_SHIFT 1 882*14b24e2bSVaishali Kulkarni #define E4_USTORM_ROCE_RESP_CONN_AG_CTX_RULE3EN_MASK 0x1 /* rule3en */ 883*14b24e2bSVaishali Kulkarni #define E4_USTORM_ROCE_RESP_CONN_AG_CTX_RULE3EN_SHIFT 2 884*14b24e2bSVaishali Kulkarni #define E4_USTORM_ROCE_RESP_CONN_AG_CTX_RULE4EN_MASK 0x1 /* rule4en */ 885*14b24e2bSVaishali Kulkarni #define E4_USTORM_ROCE_RESP_CONN_AG_CTX_RULE4EN_SHIFT 3 886*14b24e2bSVaishali Kulkarni #define E4_USTORM_ROCE_RESP_CONN_AG_CTX_RULE5EN_MASK 0x1 /* rule5en */ 887*14b24e2bSVaishali Kulkarni #define E4_USTORM_ROCE_RESP_CONN_AG_CTX_RULE5EN_SHIFT 4 888*14b24e2bSVaishali Kulkarni #define E4_USTORM_ROCE_RESP_CONN_AG_CTX_RULE6EN_MASK 0x1 /* rule6en */ 889*14b24e2bSVaishali Kulkarni #define E4_USTORM_ROCE_RESP_CONN_AG_CTX_RULE6EN_SHIFT 5 890*14b24e2bSVaishali Kulkarni #define E4_USTORM_ROCE_RESP_CONN_AG_CTX_RULE7EN_MASK 0x1 /* rule7en */ 891*14b24e2bSVaishali Kulkarni #define E4_USTORM_ROCE_RESP_CONN_AG_CTX_RULE7EN_SHIFT 6 892*14b24e2bSVaishali Kulkarni #define E4_USTORM_ROCE_RESP_CONN_AG_CTX_RULE8EN_MASK 0x1 /* rule8en */ 893*14b24e2bSVaishali Kulkarni #define E4_USTORM_ROCE_RESP_CONN_AG_CTX_RULE8EN_SHIFT 7 894*14b24e2bSVaishali Kulkarni u8 byte2 /* byte2 */; 895*14b24e2bSVaishali Kulkarni u8 byte3 /* byte3 */; 896*14b24e2bSVaishali Kulkarni __le16 word0 /* conn_dpi */; 897*14b24e2bSVaishali Kulkarni __le16 word1 /* word1 */; 898*14b24e2bSVaishali Kulkarni __le32 reg0 /* reg0 */; 899*14b24e2bSVaishali Kulkarni __le32 reg1 /* reg1 */; 900*14b24e2bSVaishali Kulkarni __le32 reg2 /* reg2 */; 901*14b24e2bSVaishali Kulkarni __le32 reg3 /* reg3 */; 902*14b24e2bSVaishali Kulkarni __le16 word2 /* word2 */; 903*14b24e2bSVaishali Kulkarni __le16 word3 /* word3 */; 904*14b24e2bSVaishali Kulkarni }; 905*14b24e2bSVaishali Kulkarni 906*14b24e2bSVaishali Kulkarni 907*14b24e2bSVaishali Kulkarni struct e4_xstorm_roce_req_conn_ag_ctx 908*14b24e2bSVaishali Kulkarni { 909*14b24e2bSVaishali Kulkarni u8 reserved0 /* cdu_validation */; 910*14b24e2bSVaishali Kulkarni u8 state /* state */; 911*14b24e2bSVaishali Kulkarni u8 flags0; 912*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_EXIST_IN_QM0_MASK 0x1 /* exist_in_qm0 */ 913*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_EXIST_IN_QM0_SHIFT 0 914*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_RESERVED1_MASK 0x1 /* exist_in_qm1 */ 915*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_RESERVED1_SHIFT 1 916*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_RESERVED2_MASK 0x1 /* exist_in_qm2 */ 917*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_RESERVED2_SHIFT 2 918*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_EXIST_IN_QM3_MASK 0x1 /* exist_in_qm3 */ 919*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_EXIST_IN_QM3_SHIFT 3 920*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_RESERVED3_MASK 0x1 /* bit4 */ 921*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_RESERVED3_SHIFT 4 922*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_RESERVED4_MASK 0x1 /* cf_array_active */ 923*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_RESERVED4_SHIFT 5 924*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_RESERVED5_MASK 0x1 /* bit6 */ 925*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_RESERVED5_SHIFT 6 926*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_RESERVED6_MASK 0x1 /* bit7 */ 927*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_RESERVED6_SHIFT 7 928*14b24e2bSVaishali Kulkarni u8 flags1; 929*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_RESERVED7_MASK 0x1 /* bit8 */ 930*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_RESERVED7_SHIFT 0 931*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_RESERVED8_MASK 0x1 /* bit9 */ 932*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_RESERVED8_SHIFT 1 933*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_BIT10_MASK 0x1 /* bit10 */ 934*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_BIT10_SHIFT 2 935*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_BIT11_MASK 0x1 /* bit11 */ 936*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_BIT11_SHIFT 3 937*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_BIT12_MASK 0x1 /* bit12 */ 938*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_BIT12_SHIFT 4 939*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_BIT13_MASK 0x1 /* bit13 */ 940*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_BIT13_SHIFT 5 941*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_ERROR_STATE_MASK 0x1 /* bit14 */ 942*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_ERROR_STATE_SHIFT 6 943*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_YSTORM_FLUSH_MASK 0x1 /* bit15 */ 944*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_YSTORM_FLUSH_SHIFT 7 945*14b24e2bSVaishali Kulkarni u8 flags2; 946*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF0_MASK 0x3 /* timer0cf */ 947*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF0_SHIFT 0 948*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF1_MASK 0x3 /* timer1cf */ 949*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF1_SHIFT 2 950*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF2_MASK 0x3 /* timer2cf */ 951*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF2_SHIFT 4 952*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF3_MASK 0x3 /* timer_stop_all */ 953*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF3_SHIFT 6 954*14b24e2bSVaishali Kulkarni u8 flags3; 955*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_SQ_FLUSH_CF_MASK 0x3 /* cf4 */ 956*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_SQ_FLUSH_CF_SHIFT 0 957*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_RX_ERROR_CF_MASK 0x3 /* cf5 */ 958*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_RX_ERROR_CF_SHIFT 2 959*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_SND_RXMIT_CF_MASK 0x3 /* cf6 */ 960*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_SND_RXMIT_CF_SHIFT 4 961*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_FLUSH_Q0_CF_MASK 0x3 /* cf7 */ 962*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_FLUSH_Q0_CF_SHIFT 6 963*14b24e2bSVaishali Kulkarni u8 flags4; 964*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF8_MASK 0x3 /* cf8 */ 965*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF8_SHIFT 0 966*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF9_MASK 0x3 /* cf9 */ 967*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF9_SHIFT 2 968*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF10_MASK 0x3 /* cf10 */ 969*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF10_SHIFT 4 970*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF11_MASK 0x3 /* cf11 */ 971*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF11_SHIFT 6 972*14b24e2bSVaishali Kulkarni u8 flags5; 973*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF12_MASK 0x3 /* cf12 */ 974*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF12_SHIFT 0 975*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF13_MASK 0x3 /* cf13 */ 976*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF13_SHIFT 2 977*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_FMR_ENDED_CF_MASK 0x3 /* cf14 */ 978*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_FMR_ENDED_CF_SHIFT 4 979*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF15_MASK 0x3 /* cf15 */ 980*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF15_SHIFT 6 981*14b24e2bSVaishali Kulkarni u8 flags6; 982*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF16_MASK 0x3 /* cf16 */ 983*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF16_SHIFT 0 984*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF17_MASK 0x3 /* cf_array_cf */ 985*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF17_SHIFT 2 986*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF18_MASK 0x3 /* cf18 */ 987*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF18_SHIFT 4 988*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF19_MASK 0x3 /* cf19 */ 989*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF19_SHIFT 6 990*14b24e2bSVaishali Kulkarni u8 flags7; 991*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF20_MASK 0x3 /* cf20 */ 992*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF20_SHIFT 0 993*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF21_MASK 0x3 /* cf21 */ 994*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF21_SHIFT 2 995*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_SLOW_PATH_MASK 0x3 /* cf22 */ 996*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_SLOW_PATH_SHIFT 4 997*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF0EN_MASK 0x1 /* cf0en */ 998*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF0EN_SHIFT 6 999*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF1EN_MASK 0x1 /* cf1en */ 1000*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF1EN_SHIFT 7 1001*14b24e2bSVaishali Kulkarni u8 flags8; 1002*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF2EN_MASK 0x1 /* cf2en */ 1003*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF2EN_SHIFT 0 1004*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF3EN_MASK 0x1 /* cf3en */ 1005*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF3EN_SHIFT 1 1006*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_SQ_FLUSH_CF_EN_MASK 0x1 /* cf4en */ 1007*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_SQ_FLUSH_CF_EN_SHIFT 2 1008*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_RX_ERROR_CF_EN_MASK 0x1 /* cf5en */ 1009*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_RX_ERROR_CF_EN_SHIFT 3 1010*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_SND_RXMIT_CF_EN_MASK 0x1 /* cf6en */ 1011*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_SND_RXMIT_CF_EN_SHIFT 4 1012*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_FLUSH_Q0_CF_EN_MASK 0x1 /* cf7en */ 1013*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_FLUSH_Q0_CF_EN_SHIFT 5 1014*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF8EN_MASK 0x1 /* cf8en */ 1015*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF8EN_SHIFT 6 1016*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF9EN_MASK 0x1 /* cf9en */ 1017*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF9EN_SHIFT 7 1018*14b24e2bSVaishali Kulkarni u8 flags9; 1019*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF10EN_MASK 0x1 /* cf10en */ 1020*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF10EN_SHIFT 0 1021*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF11EN_MASK 0x1 /* cf11en */ 1022*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF11EN_SHIFT 1 1023*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF12EN_MASK 0x1 /* cf12en */ 1024*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF12EN_SHIFT 2 1025*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF13EN_MASK 0x1 /* cf13en */ 1026*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF13EN_SHIFT 3 1027*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_FME_ENDED_CF_EN_MASK 0x1 /* cf14en */ 1028*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_FME_ENDED_CF_EN_SHIFT 4 1029*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF15EN_MASK 0x1 /* cf15en */ 1030*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF15EN_SHIFT 5 1031*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF16EN_MASK 0x1 /* cf16en */ 1032*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF16EN_SHIFT 6 1033*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF17EN_MASK 0x1 /* cf_array_cf_en */ 1034*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF17EN_SHIFT 7 1035*14b24e2bSVaishali Kulkarni u8 flags10; 1036*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF18EN_MASK 0x1 /* cf18en */ 1037*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF18EN_SHIFT 0 1038*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF19EN_MASK 0x1 /* cf19en */ 1039*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF19EN_SHIFT 1 1040*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF20EN_MASK 0x1 /* cf20en */ 1041*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF20EN_SHIFT 2 1042*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF21EN_MASK 0x1 /* cf21en */ 1043*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF21EN_SHIFT 3 1044*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_SLOW_PATH_EN_MASK 0x1 /* cf22en */ 1045*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_SLOW_PATH_EN_SHIFT 4 1046*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF23EN_MASK 0x1 /* cf23en */ 1047*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF23EN_SHIFT 5 1048*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_RULE0EN_MASK 0x1 /* rule0en */ 1049*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_RULE0EN_SHIFT 6 1050*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_RULE1EN_MASK 0x1 /* rule1en */ 1051*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_RULE1EN_SHIFT 7 1052*14b24e2bSVaishali Kulkarni u8 flags11; 1053*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_RULE2EN_MASK 0x1 /* rule2en */ 1054*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_RULE2EN_SHIFT 0 1055*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_RULE3EN_MASK 0x1 /* rule3en */ 1056*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_RULE3EN_SHIFT 1 1057*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_RULE4EN_MASK 0x1 /* rule4en */ 1058*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_RULE4EN_SHIFT 2 1059*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_RULE5EN_MASK 0x1 /* rule5en */ 1060*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_RULE5EN_SHIFT 3 1061*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_RULE6EN_MASK 0x1 /* rule6en */ 1062*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_RULE6EN_SHIFT 4 1063*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_E2E_CREDIT_RULE_EN_MASK 0x1 /* rule7en */ 1064*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_E2E_CREDIT_RULE_EN_SHIFT 5 1065*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_A0_RESERVED1_MASK 0x1 /* rule8en */ 1066*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_A0_RESERVED1_SHIFT 6 1067*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_RULE9EN_MASK 0x1 /* rule9en */ 1068*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_RULE9EN_SHIFT 7 1069*14b24e2bSVaishali Kulkarni u8 flags12; 1070*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_SQ_PROD_EN_MASK 0x1 /* rule10en */ 1071*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_SQ_PROD_EN_SHIFT 0 1072*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_RULE11EN_MASK 0x1 /* rule11en */ 1073*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_RULE11EN_SHIFT 1 1074*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_A0_RESERVED2_MASK 0x1 /* rule12en */ 1075*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_A0_RESERVED2_SHIFT 2 1076*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_A0_RESERVED3_MASK 0x1 /* rule13en */ 1077*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_A0_RESERVED3_SHIFT 3 1078*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_INV_FENCE_RULE_EN_MASK 0x1 /* rule14en */ 1079*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_INV_FENCE_RULE_EN_SHIFT 4 1080*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_RULE15EN_MASK 0x1 /* rule15en */ 1081*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_RULE15EN_SHIFT 5 1082*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_ORQ_FENCE_RULE_EN_MASK 0x1 /* rule16en */ 1083*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_ORQ_FENCE_RULE_EN_SHIFT 6 1084*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_MAX_ORD_RULE_EN_MASK 0x1 /* rule17en */ 1085*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_MAX_ORD_RULE_EN_SHIFT 7 1086*14b24e2bSVaishali Kulkarni u8 flags13; 1087*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_RULE18EN_MASK 0x1 /* rule18en */ 1088*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_RULE18EN_SHIFT 0 1089*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_RULE19EN_MASK 0x1 /* rule19en */ 1090*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_RULE19EN_SHIFT 1 1091*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_A0_RESERVED4_MASK 0x1 /* rule20en */ 1092*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_A0_RESERVED4_SHIFT 2 1093*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_A0_RESERVED5_MASK 0x1 /* rule21en */ 1094*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_A0_RESERVED5_SHIFT 3 1095*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_A0_RESERVED6_MASK 0x1 /* rule22en */ 1096*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_A0_RESERVED6_SHIFT 4 1097*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_A0_RESERVED7_MASK 0x1 /* rule23en */ 1098*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_A0_RESERVED7_SHIFT 5 1099*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_A0_RESERVED8_MASK 0x1 /* rule24en */ 1100*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_A0_RESERVED8_SHIFT 6 1101*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_A0_RESERVED9_MASK 0x1 /* rule25en */ 1102*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_A0_RESERVED9_SHIFT 7 1103*14b24e2bSVaishali Kulkarni u8 flags14; 1104*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_MIGRATION_FLAG_MASK 0x1 /* bit16 */ 1105*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_MIGRATION_FLAG_SHIFT 0 1106*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_BIT17_MASK 0x1 /* bit17 */ 1107*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_BIT17_SHIFT 1 1108*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_DPM_PORT_NUM_MASK 0x3 /* bit18 */ 1109*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_DPM_PORT_NUM_SHIFT 2 1110*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_RESERVED_MASK 0x1 /* bit20 */ 1111*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_RESERVED_SHIFT 4 1112*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_ROCE_EDPM_ENABLE_MASK 0x1 /* bit21 */ 1113*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_ROCE_EDPM_ENABLE_SHIFT 5 1114*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF23_MASK 0x3 /* cf23 */ 1115*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_REQ_CONN_AG_CTX_CF23_SHIFT 6 1116*14b24e2bSVaishali Kulkarni u8 byte2 /* byte2 */; 1117*14b24e2bSVaishali Kulkarni __le16 physical_q0 /* physical_q0 */; 1118*14b24e2bSVaishali Kulkarni __le16 word1 /* physical_q1 */; 1119*14b24e2bSVaishali Kulkarni __le16 sq_cmp_cons /* physical_q2 */; 1120*14b24e2bSVaishali Kulkarni __le16 sq_cons /* word3 */; 1121*14b24e2bSVaishali Kulkarni __le16 sq_prod /* word4 */; 1122*14b24e2bSVaishali Kulkarni __le16 word5 /* word5 */; 1123*14b24e2bSVaishali Kulkarni __le16 conn_dpi /* conn_dpi */; 1124*14b24e2bSVaishali Kulkarni u8 byte3 /* byte3 */; 1125*14b24e2bSVaishali Kulkarni u8 byte4 /* byte4 */; 1126*14b24e2bSVaishali Kulkarni u8 byte5 /* byte5 */; 1127*14b24e2bSVaishali Kulkarni u8 byte6 /* byte6 */; 1128*14b24e2bSVaishali Kulkarni __le32 lsn /* reg0 */; 1129*14b24e2bSVaishali Kulkarni __le32 ssn /* reg1 */; 1130*14b24e2bSVaishali Kulkarni __le32 snd_una_psn /* reg2 */; 1131*14b24e2bSVaishali Kulkarni __le32 snd_nxt_psn /* reg3 */; 1132*14b24e2bSVaishali Kulkarni __le32 reg4 /* reg4 */; 1133*14b24e2bSVaishali Kulkarni __le32 orq_cons_th /* cf_array0 */; 1134*14b24e2bSVaishali Kulkarni __le32 orq_cons /* cf_array1 */; 1135*14b24e2bSVaishali Kulkarni }; 1136*14b24e2bSVaishali Kulkarni 1137*14b24e2bSVaishali Kulkarni 1138*14b24e2bSVaishali Kulkarni struct e4_xstorm_roce_resp_conn_ag_ctx 1139*14b24e2bSVaishali Kulkarni { 1140*14b24e2bSVaishali Kulkarni u8 reserved0 /* cdu_validation */; 1141*14b24e2bSVaishali Kulkarni u8 state /* state */; 1142*14b24e2bSVaishali Kulkarni u8 flags0; 1143*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_EXIST_IN_QM0_MASK 0x1 /* exist_in_qm0 */ 1144*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_EXIST_IN_QM0_SHIFT 0 1145*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RESERVED1_MASK 0x1 /* exist_in_qm1 */ 1146*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RESERVED1_SHIFT 1 1147*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RESERVED2_MASK 0x1 /* exist_in_qm2 */ 1148*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RESERVED2_SHIFT 2 1149*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_EXIST_IN_QM3_MASK 0x1 /* exist_in_qm3 */ 1150*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_EXIST_IN_QM3_SHIFT 3 1151*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RESERVED3_MASK 0x1 /* bit4 */ 1152*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RESERVED3_SHIFT 4 1153*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RESERVED4_MASK 0x1 /* cf_array_active */ 1154*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RESERVED4_SHIFT 5 1155*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RESERVED5_MASK 0x1 /* bit6 */ 1156*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RESERVED5_SHIFT 6 1157*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RESERVED6_MASK 0x1 /* bit7 */ 1158*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RESERVED6_SHIFT 7 1159*14b24e2bSVaishali Kulkarni u8 flags1; 1160*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RESERVED7_MASK 0x1 /* bit8 */ 1161*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RESERVED7_SHIFT 0 1162*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RESERVED8_MASK 0x1 /* bit9 */ 1163*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RESERVED8_SHIFT 1 1164*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_BIT10_MASK 0x1 /* bit10 */ 1165*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_BIT10_SHIFT 2 1166*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_BIT11_MASK 0x1 /* bit11 */ 1167*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_BIT11_SHIFT 3 1168*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_BIT12_MASK 0x1 /* bit12 */ 1169*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_BIT12_SHIFT 4 1170*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_BIT13_MASK 0x1 /* bit13 */ 1171*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_BIT13_SHIFT 5 1172*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_ERROR_STATE_MASK 0x1 /* bit14 */ 1173*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_ERROR_STATE_SHIFT 6 1174*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_YSTORM_FLUSH_MASK 0x1 /* bit15 */ 1175*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_YSTORM_FLUSH_SHIFT 7 1176*14b24e2bSVaishali Kulkarni u8 flags2; 1177*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF0_MASK 0x3 /* timer0cf */ 1178*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF0_SHIFT 0 1179*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF1_MASK 0x3 /* timer1cf */ 1180*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF1_SHIFT 2 1181*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF2_MASK 0x3 /* timer2cf */ 1182*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF2_SHIFT 4 1183*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF3_MASK 0x3 /* timer_stop_all */ 1184*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF3_SHIFT 6 1185*14b24e2bSVaishali Kulkarni u8 flags3; 1186*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RXMIT_CF_MASK 0x3 /* cf4 */ 1187*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RXMIT_CF_SHIFT 0 1188*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RX_ERROR_CF_MASK 0x3 /* cf5 */ 1189*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RX_ERROR_CF_SHIFT 2 1190*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_FORCE_ACK_CF_MASK 0x3 /* cf6 */ 1191*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_FORCE_ACK_CF_SHIFT 4 1192*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_FLUSH_Q0_CF_MASK 0x3 /* cf7 */ 1193*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_FLUSH_Q0_CF_SHIFT 6 1194*14b24e2bSVaishali Kulkarni u8 flags4; 1195*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF8_MASK 0x3 /* cf8 */ 1196*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF8_SHIFT 0 1197*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF9_MASK 0x3 /* cf9 */ 1198*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF9_SHIFT 2 1199*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF10_MASK 0x3 /* cf10 */ 1200*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF10_SHIFT 4 1201*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF11_MASK 0x3 /* cf11 */ 1202*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF11_SHIFT 6 1203*14b24e2bSVaishali Kulkarni u8 flags5; 1204*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF12_MASK 0x3 /* cf12 */ 1205*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF12_SHIFT 0 1206*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF13_MASK 0x3 /* cf13 */ 1207*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF13_SHIFT 2 1208*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF14_MASK 0x3 /* cf14 */ 1209*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF14_SHIFT 4 1210*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF15_MASK 0x3 /* cf15 */ 1211*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF15_SHIFT 6 1212*14b24e2bSVaishali Kulkarni u8 flags6; 1213*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF16_MASK 0x3 /* cf16 */ 1214*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF16_SHIFT 0 1215*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF17_MASK 0x3 /* cf_array_cf */ 1216*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF17_SHIFT 2 1217*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF18_MASK 0x3 /* cf18 */ 1218*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF18_SHIFT 4 1219*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF19_MASK 0x3 /* cf19 */ 1220*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF19_SHIFT 6 1221*14b24e2bSVaishali Kulkarni u8 flags7; 1222*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF20_MASK 0x3 /* cf20 */ 1223*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF20_SHIFT 0 1224*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF21_MASK 0x3 /* cf21 */ 1225*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF21_SHIFT 2 1226*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_SLOW_PATH_MASK 0x3 /* cf22 */ 1227*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_SLOW_PATH_SHIFT 4 1228*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF0EN_MASK 0x1 /* cf0en */ 1229*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF0EN_SHIFT 6 1230*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF1EN_MASK 0x1 /* cf1en */ 1231*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF1EN_SHIFT 7 1232*14b24e2bSVaishali Kulkarni u8 flags8; 1233*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF2EN_MASK 0x1 /* cf2en */ 1234*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF2EN_SHIFT 0 1235*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF3EN_MASK 0x1 /* cf3en */ 1236*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF3EN_SHIFT 1 1237*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RXMIT_CF_EN_MASK 0x1 /* cf4en */ 1238*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RXMIT_CF_EN_SHIFT 2 1239*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RX_ERROR_CF_EN_MASK 0x1 /* cf5en */ 1240*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RX_ERROR_CF_EN_SHIFT 3 1241*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_FORCE_ACK_CF_EN_MASK 0x1 /* cf6en */ 1242*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_FORCE_ACK_CF_EN_SHIFT 4 1243*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_FLUSH_Q0_CF_EN_MASK 0x1 /* cf7en */ 1244*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_FLUSH_Q0_CF_EN_SHIFT 5 1245*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF8EN_MASK 0x1 /* cf8en */ 1246*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF8EN_SHIFT 6 1247*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF9EN_MASK 0x1 /* cf9en */ 1248*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF9EN_SHIFT 7 1249*14b24e2bSVaishali Kulkarni u8 flags9; 1250*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF10EN_MASK 0x1 /* cf10en */ 1251*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF10EN_SHIFT 0 1252*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF11EN_MASK 0x1 /* cf11en */ 1253*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF11EN_SHIFT 1 1254*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF12EN_MASK 0x1 /* cf12en */ 1255*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF12EN_SHIFT 2 1256*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF13EN_MASK 0x1 /* cf13en */ 1257*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF13EN_SHIFT 3 1258*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF14EN_MASK 0x1 /* cf14en */ 1259*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF14EN_SHIFT 4 1260*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF15EN_MASK 0x1 /* cf15en */ 1261*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF15EN_SHIFT 5 1262*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF16EN_MASK 0x1 /* cf16en */ 1263*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF16EN_SHIFT 6 1264*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF17EN_MASK 0x1 /* cf_array_cf_en */ 1265*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF17EN_SHIFT 7 1266*14b24e2bSVaishali Kulkarni u8 flags10; 1267*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF18EN_MASK 0x1 /* cf18en */ 1268*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF18EN_SHIFT 0 1269*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF19EN_MASK 0x1 /* cf19en */ 1270*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF19EN_SHIFT 1 1271*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF20EN_MASK 0x1 /* cf20en */ 1272*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF20EN_SHIFT 2 1273*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF21EN_MASK 0x1 /* cf21en */ 1274*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF21EN_SHIFT 3 1275*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_SLOW_PATH_EN_MASK 0x1 /* cf22en */ 1276*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_SLOW_PATH_EN_SHIFT 4 1277*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF23EN_MASK 0x1 /* cf23en */ 1278*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF23EN_SHIFT 5 1279*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RULE0EN_MASK 0x1 /* rule0en */ 1280*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RULE0EN_SHIFT 6 1281*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RULE1EN_MASK 0x1 /* rule1en */ 1282*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RULE1EN_SHIFT 7 1283*14b24e2bSVaishali Kulkarni u8 flags11; 1284*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RULE2EN_MASK 0x1 /* rule2en */ 1285*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RULE2EN_SHIFT 0 1286*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RULE3EN_MASK 0x1 /* rule3en */ 1287*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RULE3EN_SHIFT 1 1288*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RULE4EN_MASK 0x1 /* rule4en */ 1289*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RULE4EN_SHIFT 2 1290*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RULE5EN_MASK 0x1 /* rule5en */ 1291*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RULE5EN_SHIFT 3 1292*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RULE6EN_MASK 0x1 /* rule6en */ 1293*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RULE6EN_SHIFT 4 1294*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RULE7EN_MASK 0x1 /* rule7en */ 1295*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RULE7EN_SHIFT 5 1296*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_A0_RESERVED1_MASK 0x1 /* rule8en */ 1297*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_A0_RESERVED1_SHIFT 6 1298*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RULE9EN_MASK 0x1 /* rule9en */ 1299*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RULE9EN_SHIFT 7 1300*14b24e2bSVaishali Kulkarni u8 flags12; 1301*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RULE10EN_MASK 0x1 /* rule10en */ 1302*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RULE10EN_SHIFT 0 1303*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_IRQ_PROD_RULE_EN_MASK 0x1 /* rule11en */ 1304*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_IRQ_PROD_RULE_EN_SHIFT 1 1305*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_A0_RESERVED2_MASK 0x1 /* rule12en */ 1306*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_A0_RESERVED2_SHIFT 2 1307*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_A0_RESERVED3_MASK 0x1 /* rule13en */ 1308*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_A0_RESERVED3_SHIFT 3 1309*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RULE14EN_MASK 0x1 /* rule14en */ 1310*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RULE14EN_SHIFT 4 1311*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RULE15EN_MASK 0x1 /* rule15en */ 1312*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RULE15EN_SHIFT 5 1313*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RULE16EN_MASK 0x1 /* rule16en */ 1314*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RULE16EN_SHIFT 6 1315*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RULE17EN_MASK 0x1 /* rule17en */ 1316*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RULE17EN_SHIFT 7 1317*14b24e2bSVaishali Kulkarni u8 flags13; 1318*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RULE18EN_MASK 0x1 /* rule18en */ 1319*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RULE18EN_SHIFT 0 1320*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RULE19EN_MASK 0x1 /* rule19en */ 1321*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_RULE19EN_SHIFT 1 1322*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_A0_RESERVED4_MASK 0x1 /* rule20en */ 1323*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_A0_RESERVED4_SHIFT 2 1324*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_A0_RESERVED5_MASK 0x1 /* rule21en */ 1325*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_A0_RESERVED5_SHIFT 3 1326*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_A0_RESERVED6_MASK 0x1 /* rule22en */ 1327*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_A0_RESERVED6_SHIFT 4 1328*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_A0_RESERVED7_MASK 0x1 /* rule23en */ 1329*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_A0_RESERVED7_SHIFT 5 1330*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_A0_RESERVED8_MASK 0x1 /* rule24en */ 1331*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_A0_RESERVED8_SHIFT 6 1332*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_A0_RESERVED9_MASK 0x1 /* rule25en */ 1333*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_A0_RESERVED9_SHIFT 7 1334*14b24e2bSVaishali Kulkarni u8 flags14; 1335*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_BIT16_MASK 0x1 /* bit16 */ 1336*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_BIT16_SHIFT 0 1337*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_BIT17_MASK 0x1 /* bit17 */ 1338*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_BIT17_SHIFT 1 1339*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_BIT18_MASK 0x1 /* bit18 */ 1340*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_BIT18_SHIFT 2 1341*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_BIT19_MASK 0x1 /* bit19 */ 1342*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_BIT19_SHIFT 3 1343*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_BIT20_MASK 0x1 /* bit20 */ 1344*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_BIT20_SHIFT 4 1345*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_BIT21_MASK 0x1 /* bit21 */ 1346*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_BIT21_SHIFT 5 1347*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF23_MASK 0x3 /* cf23 */ 1348*14b24e2bSVaishali Kulkarni #define E4_XSTORM_ROCE_RESP_CONN_AG_CTX_CF23_SHIFT 6 1349*14b24e2bSVaishali Kulkarni u8 byte2 /* byte2 */; 1350*14b24e2bSVaishali Kulkarni __le16 physical_q0 /* physical_q0 */; 1351*14b24e2bSVaishali Kulkarni __le16 word1 /* physical_q1 */; 1352*14b24e2bSVaishali Kulkarni __le16 irq_prod /* physical_q2 */; 1353*14b24e2bSVaishali Kulkarni __le16 word3 /* word3 */; 1354*14b24e2bSVaishali Kulkarni __le16 word4 /* word4 */; 1355*14b24e2bSVaishali Kulkarni __le16 e5_reserved1 /* word5 */; 1356*14b24e2bSVaishali Kulkarni __le16 irq_cons /* conn_dpi */; 1357*14b24e2bSVaishali Kulkarni u8 rxmit_opcode /* byte3 */; 1358*14b24e2bSVaishali Kulkarni u8 byte4 /* byte4 */; 1359*14b24e2bSVaishali Kulkarni u8 byte5 /* byte5 */; 1360*14b24e2bSVaishali Kulkarni u8 byte6 /* byte6 */; 1361*14b24e2bSVaishali Kulkarni __le32 rxmit_psn_and_id /* reg0 */; 1362*14b24e2bSVaishali Kulkarni __le32 rxmit_bytes_length /* reg1 */; 1363*14b24e2bSVaishali Kulkarni __le32 psn /* reg2 */; 1364*14b24e2bSVaishali Kulkarni __le32 reg3 /* reg3 */; 1365*14b24e2bSVaishali Kulkarni __le32 reg4 /* reg4 */; 1366*14b24e2bSVaishali Kulkarni __le32 reg5 /* cf_array0 */; 1367*14b24e2bSVaishali Kulkarni __le32 msn_and_syndrome /* cf_array1 */; 1368*14b24e2bSVaishali Kulkarni }; 1369*14b24e2bSVaishali Kulkarni 1370*14b24e2bSVaishali Kulkarni 1371*14b24e2bSVaishali Kulkarni struct e4_ystorm_roce_req_conn_ag_ctx 1372*14b24e2bSVaishali Kulkarni { 1373*14b24e2bSVaishali Kulkarni u8 byte0 /* cdu_validation */; 1374*14b24e2bSVaishali Kulkarni u8 byte1 /* state */; 1375*14b24e2bSVaishali Kulkarni u8 flags0; 1376*14b24e2bSVaishali Kulkarni #define E4_YSTORM_ROCE_REQ_CONN_AG_CTX_BIT0_MASK 0x1 /* exist_in_qm0 */ 1377*14b24e2bSVaishali Kulkarni #define E4_YSTORM_ROCE_REQ_CONN_AG_CTX_BIT0_SHIFT 0 1378*14b24e2bSVaishali Kulkarni #define E4_YSTORM_ROCE_REQ_CONN_AG_CTX_BIT1_MASK 0x1 /* exist_in_qm1 */ 1379*14b24e2bSVaishali Kulkarni #define E4_YSTORM_ROCE_REQ_CONN_AG_CTX_BIT1_SHIFT 1 1380*14b24e2bSVaishali Kulkarni #define E4_YSTORM_ROCE_REQ_CONN_AG_CTX_CF0_MASK 0x3 /* cf0 */ 1381*14b24e2bSVaishali Kulkarni #define E4_YSTORM_ROCE_REQ_CONN_AG_CTX_CF0_SHIFT 2 1382*14b24e2bSVaishali Kulkarni #define E4_YSTORM_ROCE_REQ_CONN_AG_CTX_CF1_MASK 0x3 /* cf1 */ 1383*14b24e2bSVaishali Kulkarni #define E4_YSTORM_ROCE_REQ_CONN_AG_CTX_CF1_SHIFT 4 1384*14b24e2bSVaishali Kulkarni #define E4_YSTORM_ROCE_REQ_CONN_AG_CTX_CF2_MASK 0x3 /* cf2 */ 1385*14b24e2bSVaishali Kulkarni #define E4_YSTORM_ROCE_REQ_CONN_AG_CTX_CF2_SHIFT 6 1386*14b24e2bSVaishali Kulkarni u8 flags1; 1387*14b24e2bSVaishali Kulkarni #define E4_YSTORM_ROCE_REQ_CONN_AG_CTX_CF0EN_MASK 0x1 /* cf0en */ 1388*14b24e2bSVaishali Kulkarni #define E4_YSTORM_ROCE_REQ_CONN_AG_CTX_CF0EN_SHIFT 0 1389*14b24e2bSVaishali Kulkarni #define E4_YSTORM_ROCE_REQ_CONN_AG_CTX_CF1EN_MASK 0x1 /* cf1en */ 1390*14b24e2bSVaishali Kulkarni #define E4_YSTORM_ROCE_REQ_CONN_AG_CTX_CF1EN_SHIFT 1 1391*14b24e2bSVaishali Kulkarni #define E4_YSTORM_ROCE_REQ_CONN_AG_CTX_CF2EN_MASK 0x1 /* cf2en */ 1392*14b24e2bSVaishali Kulkarni #define E4_YSTORM_ROCE_REQ_CONN_AG_CTX_CF2EN_SHIFT 2 1393*14b24e2bSVaishali Kulkarni #define E4_YSTORM_ROCE_REQ_CONN_AG_CTX_RULE0EN_MASK 0x1 /* rule0en */ 1394*14b24e2bSVaishali Kulkarni #define E4_YSTORM_ROCE_REQ_CONN_AG_CTX_RULE0EN_SHIFT 3 1395*14b24e2bSVaishali Kulkarni #define E4_YSTORM_ROCE_REQ_CONN_AG_CTX_RULE1EN_MASK 0x1 /* rule1en */ 1396*14b24e2bSVaishali Kulkarni #define E4_YSTORM_ROCE_REQ_CONN_AG_CTX_RULE1EN_SHIFT 4 1397*14b24e2bSVaishali Kulkarni #define E4_YSTORM_ROCE_REQ_CONN_AG_CTX_RULE2EN_MASK 0x1 /* rule2en */ 1398*14b24e2bSVaishali Kulkarni #define E4_YSTORM_ROCE_REQ_CONN_AG_CTX_RULE2EN_SHIFT 5 1399*14b24e2bSVaishali Kulkarni #define E4_YSTORM_ROCE_REQ_CONN_AG_CTX_RULE3EN_MASK 0x1 /* rule3en */ 1400*14b24e2bSVaishali Kulkarni #define E4_YSTORM_ROCE_REQ_CONN_AG_CTX_RULE3EN_SHIFT 6 1401*14b24e2bSVaishali Kulkarni #define E4_YSTORM_ROCE_REQ_CONN_AG_CTX_RULE4EN_MASK 0x1 /* rule4en */ 1402*14b24e2bSVaishali Kulkarni #define E4_YSTORM_ROCE_REQ_CONN_AG_CTX_RULE4EN_SHIFT 7 1403*14b24e2bSVaishali Kulkarni u8 byte2 /* byte2 */; 1404*14b24e2bSVaishali Kulkarni u8 byte3 /* byte3 */; 1405*14b24e2bSVaishali Kulkarni __le16 word0 /* word0 */; 1406*14b24e2bSVaishali Kulkarni __le32 reg0 /* reg0 */; 1407*14b24e2bSVaishali Kulkarni __le32 reg1 /* reg1 */; 1408*14b24e2bSVaishali Kulkarni __le16 word1 /* word1 */; 1409*14b24e2bSVaishali Kulkarni __le16 word2 /* word2 */; 1410*14b24e2bSVaishali Kulkarni __le16 word3 /* word3 */; 1411*14b24e2bSVaishali Kulkarni __le16 word4 /* word4 */; 1412*14b24e2bSVaishali Kulkarni __le32 reg2 /* reg2 */; 1413*14b24e2bSVaishali Kulkarni __le32 reg3 /* reg3 */; 1414*14b24e2bSVaishali Kulkarni }; 1415*14b24e2bSVaishali Kulkarni 1416*14b24e2bSVaishali Kulkarni 1417*14b24e2bSVaishali Kulkarni struct e4_ystorm_roce_resp_conn_ag_ctx 1418*14b24e2bSVaishali Kulkarni { 1419*14b24e2bSVaishali Kulkarni u8 byte0 /* cdu_validation */; 1420*14b24e2bSVaishali Kulkarni u8 byte1 /* state */; 1421*14b24e2bSVaishali Kulkarni u8 flags0; 1422*14b24e2bSVaishali Kulkarni #define E4_YSTORM_ROCE_RESP_CONN_AG_CTX_BIT0_MASK 0x1 /* exist_in_qm0 */ 1423*14b24e2bSVaishali Kulkarni #define E4_YSTORM_ROCE_RESP_CONN_AG_CTX_BIT0_SHIFT 0 1424*14b24e2bSVaishali Kulkarni #define E4_YSTORM_ROCE_RESP_CONN_AG_CTX_BIT1_MASK 0x1 /* exist_in_qm1 */ 1425*14b24e2bSVaishali Kulkarni #define E4_YSTORM_ROCE_RESP_CONN_AG_CTX_BIT1_SHIFT 1 1426*14b24e2bSVaishali Kulkarni #define E4_YSTORM_ROCE_RESP_CONN_AG_CTX_CF0_MASK 0x3 /* cf0 */ 1427*14b24e2bSVaishali Kulkarni #define E4_YSTORM_ROCE_RESP_CONN_AG_CTX_CF0_SHIFT 2 1428*14b24e2bSVaishali Kulkarni #define E4_YSTORM_ROCE_RESP_CONN_AG_CTX_CF1_MASK 0x3 /* cf1 */ 1429*14b24e2bSVaishali Kulkarni #define E4_YSTORM_ROCE_RESP_CONN_AG_CTX_CF1_SHIFT 4 1430*14b24e2bSVaishali Kulkarni #define E4_YSTORM_ROCE_RESP_CONN_AG_CTX_CF2_MASK 0x3 /* cf2 */ 1431*14b24e2bSVaishali Kulkarni #define E4_YSTORM_ROCE_RESP_CONN_AG_CTX_CF2_SHIFT 6 1432*14b24e2bSVaishali Kulkarni u8 flags1; 1433*14b24e2bSVaishali Kulkarni #define E4_YSTORM_ROCE_RESP_CONN_AG_CTX_CF0EN_MASK 0x1 /* cf0en */ 1434*14b24e2bSVaishali Kulkarni #define E4_YSTORM_ROCE_RESP_CONN_AG_CTX_CF0EN_SHIFT 0 1435*14b24e2bSVaishali Kulkarni #define E4_YSTORM_ROCE_RESP_CONN_AG_CTX_CF1EN_MASK 0x1 /* cf1en */ 1436*14b24e2bSVaishali Kulkarni #define E4_YSTORM_ROCE_RESP_CONN_AG_CTX_CF1EN_SHIFT 1 1437*14b24e2bSVaishali Kulkarni #define E4_YSTORM_ROCE_RESP_CONN_AG_CTX_CF2EN_MASK 0x1 /* cf2en */ 1438*14b24e2bSVaishali Kulkarni #define E4_YSTORM_ROCE_RESP_CONN_AG_CTX_CF2EN_SHIFT 2 1439*14b24e2bSVaishali Kulkarni #define E4_YSTORM_ROCE_RESP_CONN_AG_CTX_RULE0EN_MASK 0x1 /* rule0en */ 1440*14b24e2bSVaishali Kulkarni #define E4_YSTORM_ROCE_RESP_CONN_AG_CTX_RULE0EN_SHIFT 3 1441*14b24e2bSVaishali Kulkarni #define E4_YSTORM_ROCE_RESP_CONN_AG_CTX_RULE1EN_MASK 0x1 /* rule1en */ 1442*14b24e2bSVaishali Kulkarni #define E4_YSTORM_ROCE_RESP_CONN_AG_CTX_RULE1EN_SHIFT 4 1443*14b24e2bSVaishali Kulkarni #define E4_YSTORM_ROCE_RESP_CONN_AG_CTX_RULE2EN_MASK 0x1 /* rule2en */ 1444*14b24e2bSVaishali Kulkarni #define E4_YSTORM_ROCE_RESP_CONN_AG_CTX_RULE2EN_SHIFT 5 1445*14b24e2bSVaishali Kulkarni #define E4_YSTORM_ROCE_RESP_CONN_AG_CTX_RULE3EN_MASK 0x1 /* rule3en */ 1446*14b24e2bSVaishali Kulkarni #define E4_YSTORM_ROCE_RESP_CONN_AG_CTX_RULE3EN_SHIFT 6 1447*14b24e2bSVaishali Kulkarni #define E4_YSTORM_ROCE_RESP_CONN_AG_CTX_RULE4EN_MASK 0x1 /* rule4en */ 1448*14b24e2bSVaishali Kulkarni #define E4_YSTORM_ROCE_RESP_CONN_AG_CTX_RULE4EN_SHIFT 7 1449*14b24e2bSVaishali Kulkarni u8 byte2 /* byte2 */; 1450*14b24e2bSVaishali Kulkarni u8 byte3 /* byte3 */; 1451*14b24e2bSVaishali Kulkarni __le16 word0 /* word0 */; 1452*14b24e2bSVaishali Kulkarni __le32 reg0 /* reg0 */; 1453*14b24e2bSVaishali Kulkarni __le32 reg1 /* reg1 */; 1454*14b24e2bSVaishali Kulkarni __le16 word1 /* word1 */; 1455*14b24e2bSVaishali Kulkarni __le16 word2 /* word2 */; 1456*14b24e2bSVaishali Kulkarni __le16 word3 /* word3 */; 1457*14b24e2bSVaishali Kulkarni __le16 word4 /* word4 */; 1458*14b24e2bSVaishali Kulkarni __le32 reg2 /* reg2 */; 1459*14b24e2bSVaishali Kulkarni __le32 reg3 /* reg3 */; 1460*14b24e2bSVaishali Kulkarni }; 1461*14b24e2bSVaishali Kulkarni 1462*14b24e2bSVaishali Kulkarni 1463*14b24e2bSVaishali Kulkarni struct E5XstormRoceConnAgCtxDqExtLdPart 1464*14b24e2bSVaishali Kulkarni { 1465*14b24e2bSVaishali Kulkarni u8 reserved0 /* cdu_validation */; 1466*14b24e2bSVaishali Kulkarni u8 state_and_core_id /* state_and_core_id */; 1467*14b24e2bSVaishali Kulkarni u8 flags0; 1468*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_EXIST_IN_QM0_MASK 0x1 /* exist_in_qm0 */ 1469*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_EXIST_IN_QM0_SHIFT 0 1470*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_RESERVED1_MASK 0x1 /* exist_in_qm1 */ 1471*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_RESERVED1_SHIFT 1 1472*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_RESERVED2_MASK 0x1 /* exist_in_qm2 */ 1473*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_RESERVED2_SHIFT 2 1474*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_EXIST_IN_QM3_MASK 0x1 /* exist_in_qm3 */ 1475*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_EXIST_IN_QM3_SHIFT 3 1476*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_RESERVED3_MASK 0x1 /* bit4 */ 1477*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_RESERVED3_SHIFT 4 1478*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_RESERVED4_MASK 0x1 /* cf_array_active */ 1479*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_RESERVED4_SHIFT 5 1480*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_RESERVED5_MASK 0x1 /* bit6 */ 1481*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_RESERVED5_SHIFT 6 1482*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_RESERVED6_MASK 0x1 /* bit7 */ 1483*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_RESERVED6_SHIFT 7 1484*14b24e2bSVaishali Kulkarni u8 flags1; 1485*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_RESERVED7_MASK 0x1 /* bit8 */ 1486*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_RESERVED7_SHIFT 0 1487*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_RESERVED8_MASK 0x1 /* bit9 */ 1488*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_RESERVED8_SHIFT 1 1489*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_BIT10_MASK 0x1 /* bit10 */ 1490*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_BIT10_SHIFT 2 1491*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_BIT11_MASK 0x1 /* bit11 */ 1492*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_BIT11_SHIFT 3 1493*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_BIT12_MASK 0x1 /* bit12 */ 1494*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_BIT12_SHIFT 4 1495*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_BIT13_MASK 0x1 /* bit13 */ 1496*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_BIT13_SHIFT 5 1497*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_ERROR_STATE_MASK 0x1 /* bit14 */ 1498*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_ERROR_STATE_SHIFT 6 1499*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_YSTORM_FLUSH_MASK 0x1 /* bit15 */ 1500*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_YSTORM_FLUSH_SHIFT 7 1501*14b24e2bSVaishali Kulkarni u8 flags2; 1502*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_CF0_MASK 0x3 /* timer0cf */ 1503*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_CF0_SHIFT 0 1504*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_CF1_MASK 0x3 /* timer1cf */ 1505*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_CF1_SHIFT 2 1506*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_CF2_MASK 0x3 /* timer2cf */ 1507*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_CF2_SHIFT 4 1508*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_CF3_MASK 0x3 /* timer_stop_all */ 1509*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_CF3_SHIFT 6 1510*14b24e2bSVaishali Kulkarni u8 flags3; 1511*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_SQ_FLUSH_CF_MASK 0x3 /* cf4 */ 1512*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_SQ_FLUSH_CF_SHIFT 0 1513*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_RX_ERROR_CF_MASK 0x3 /* cf5 */ 1514*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_RX_ERROR_CF_SHIFT 2 1515*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_SND_RXMIT_CF_MASK 0x3 /* cf6 */ 1516*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_SND_RXMIT_CF_SHIFT 4 1517*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_FLUSH_Q0_CF_MASK 0x3 /* cf7 */ 1518*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_FLUSH_Q0_CF_SHIFT 6 1519*14b24e2bSVaishali Kulkarni u8 flags4; 1520*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_CF8_MASK 0x3 /* cf8 */ 1521*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_CF8_SHIFT 0 1522*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_CF9_MASK 0x3 /* cf9 */ 1523*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_CF9_SHIFT 2 1524*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_CF10_MASK 0x3 /* cf10 */ 1525*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_CF10_SHIFT 4 1526*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_CF11_MASK 0x3 /* cf11 */ 1527*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_CF11_SHIFT 6 1528*14b24e2bSVaishali Kulkarni u8 flags5; 1529*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_CF12_MASK 0x3 /* cf12 */ 1530*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_CF12_SHIFT 0 1531*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_CF13_MASK 0x3 /* cf13 */ 1532*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_CF13_SHIFT 2 1533*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_FMR_ENDED_CF_MASK 0x3 /* cf14 */ 1534*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_FMR_ENDED_CF_SHIFT 4 1535*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_CF15_MASK 0x3 /* cf15 */ 1536*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_CF15_SHIFT 6 1537*14b24e2bSVaishali Kulkarni u8 flags6; 1538*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_CF16_MASK 0x3 /* cf16 */ 1539*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_CF16_SHIFT 0 1540*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_CF17_MASK 0x3 /* cf_array_cf */ 1541*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_CF17_SHIFT 2 1542*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_CF18_MASK 0x3 /* cf18 */ 1543*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_CF18_SHIFT 4 1544*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_CF19_MASK 0x3 /* cf19 */ 1545*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_CF19_SHIFT 6 1546*14b24e2bSVaishali Kulkarni u8 flags7; 1547*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_CF20_MASK 0x3 /* cf20 */ 1548*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_CF20_SHIFT 0 1549*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_CF21_MASK 0x3 /* cf21 */ 1550*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_CF21_SHIFT 2 1551*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_SLOW_PATH_MASK 0x3 /* cf22 */ 1552*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_SLOW_PATH_SHIFT 4 1553*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_CF0EN_MASK 0x1 /* cf0en */ 1554*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_CF0EN_SHIFT 6 1555*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_CF1EN_MASK 0x1 /* cf1en */ 1556*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_CF1EN_SHIFT 7 1557*14b24e2bSVaishali Kulkarni u8 flags8; 1558*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_CF2EN_MASK 0x1 /* cf2en */ 1559*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_CF2EN_SHIFT 0 1560*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_CF3EN_MASK 0x1 /* cf3en */ 1561*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_CF3EN_SHIFT 1 1562*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_SQ_FLUSH_CF_EN_MASK 0x1 /* cf4en */ 1563*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_SQ_FLUSH_CF_EN_SHIFT 2 1564*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_RX_ERROR_CF_EN_MASK 0x1 /* cf5en */ 1565*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_RX_ERROR_CF_EN_SHIFT 3 1566*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_SND_RXMIT_CF_EN_MASK 0x1 /* cf6en */ 1567*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_SND_RXMIT_CF_EN_SHIFT 4 1568*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_FLUSH_Q0_CF_EN_MASK 0x1 /* cf7en */ 1569*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_FLUSH_Q0_CF_EN_SHIFT 5 1570*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_CF8EN_MASK 0x1 /* cf8en */ 1571*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_CF8EN_SHIFT 6 1572*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_CF9EN_MASK 0x1 /* cf9en */ 1573*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_CF9EN_SHIFT 7 1574*14b24e2bSVaishali Kulkarni u8 flags9; 1575*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_CF10EN_MASK 0x1 /* cf10en */ 1576*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_CF10EN_SHIFT 0 1577*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_CF11EN_MASK 0x1 /* cf11en */ 1578*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_CF11EN_SHIFT 1 1579*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_CF12EN_MASK 0x1 /* cf12en */ 1580*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_CF12EN_SHIFT 2 1581*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_CF13EN_MASK 0x1 /* cf13en */ 1582*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_CF13EN_SHIFT 3 1583*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_FME_ENDED_CF_EN_MASK 0x1 /* cf14en */ 1584*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_FME_ENDED_CF_EN_SHIFT 4 1585*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_CF15EN_MASK 0x1 /* cf15en */ 1586*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_CF15EN_SHIFT 5 1587*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_CF16EN_MASK 0x1 /* cf16en */ 1588*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_CF16EN_SHIFT 6 1589*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_CF17EN_MASK 0x1 /* cf_array_cf_en */ 1590*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_CF17EN_SHIFT 7 1591*14b24e2bSVaishali Kulkarni u8 flags10; 1592*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_CF18EN_MASK 0x1 /* cf18en */ 1593*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_CF18EN_SHIFT 0 1594*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_CF19EN_MASK 0x1 /* cf19en */ 1595*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_CF19EN_SHIFT 1 1596*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_CF20EN_MASK 0x1 /* cf20en */ 1597*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_CF20EN_SHIFT 2 1598*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_CF21EN_MASK 0x1 /* cf21en */ 1599*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_CF21EN_SHIFT 3 1600*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_SLOW_PATH_EN_MASK 0x1 /* cf22en */ 1601*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_SLOW_PATH_EN_SHIFT 4 1602*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_CF23EN_MASK 0x1 /* cf23en */ 1603*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_CF23EN_SHIFT 5 1604*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_RULE0EN_MASK 0x1 /* rule0en */ 1605*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_RULE0EN_SHIFT 6 1606*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_RULE1EN_MASK 0x1 /* rule1en */ 1607*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_RULE1EN_SHIFT 7 1608*14b24e2bSVaishali Kulkarni u8 flags11; 1609*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_RULE2EN_MASK 0x1 /* rule2en */ 1610*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_RULE2EN_SHIFT 0 1611*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_RULE3EN_MASK 0x1 /* rule3en */ 1612*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_RULE3EN_SHIFT 1 1613*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_RULE4EN_MASK 0x1 /* rule4en */ 1614*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_RULE4EN_SHIFT 2 1615*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_RULE5EN_MASK 0x1 /* rule5en */ 1616*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_RULE5EN_SHIFT 3 1617*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_RULE6EN_MASK 0x1 /* rule6en */ 1618*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_RULE6EN_SHIFT 4 1619*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_E2E_CREDIT_RULE_EN_MASK 0x1 /* rule7en */ 1620*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_E2E_CREDIT_RULE_EN_SHIFT 5 1621*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_A0_RESERVED1_MASK 0x1 /* rule8en */ 1622*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_A0_RESERVED1_SHIFT 6 1623*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_RULE9EN_MASK 0x1 /* rule9en */ 1624*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_RULE9EN_SHIFT 7 1625*14b24e2bSVaishali Kulkarni u8 flags12; 1626*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_SQ_PROD_EN_MASK 0x1 /* rule10en */ 1627*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_SQ_PROD_EN_SHIFT 0 1628*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_RULE11EN_MASK 0x1 /* rule11en */ 1629*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_RULE11EN_SHIFT 1 1630*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_A0_RESERVED2_MASK 0x1 /* rule12en */ 1631*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_A0_RESERVED2_SHIFT 2 1632*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_A0_RESERVED3_MASK 0x1 /* rule13en */ 1633*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_A0_RESERVED3_SHIFT 3 1634*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_INV_FENCE_RULE_EN_MASK 0x1 /* rule14en */ 1635*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_INV_FENCE_RULE_EN_SHIFT 4 1636*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_RULE15EN_MASK 0x1 /* rule15en */ 1637*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_RULE15EN_SHIFT 5 1638*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_ORQ_FENCE_RULE_EN_MASK 0x1 /* rule16en */ 1639*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_ORQ_FENCE_RULE_EN_SHIFT 6 1640*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_MAX_ORD_RULE_EN_MASK 0x1 /* rule17en */ 1641*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_MAX_ORD_RULE_EN_SHIFT 7 1642*14b24e2bSVaishali Kulkarni u8 flags13; 1643*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_RULE18EN_MASK 0x1 /* rule18en */ 1644*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_RULE18EN_SHIFT 0 1645*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_RULE19EN_MASK 0x1 /* rule19en */ 1646*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_RULE19EN_SHIFT 1 1647*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_A0_RESERVED4_MASK 0x1 /* rule20en */ 1648*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_A0_RESERVED4_SHIFT 2 1649*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_A0_RESERVED5_MASK 0x1 /* rule21en */ 1650*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_A0_RESERVED5_SHIFT 3 1651*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_A0_RESERVED6_MASK 0x1 /* rule22en */ 1652*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_A0_RESERVED6_SHIFT 4 1653*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_A0_RESERVED7_MASK 0x1 /* rule23en */ 1654*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_A0_RESERVED7_SHIFT 5 1655*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_A0_RESERVED8_MASK 0x1 /* rule24en */ 1656*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_A0_RESERVED8_SHIFT 6 1657*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_A0_RESERVED9_MASK 0x1 /* rule25en */ 1658*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_A0_RESERVED9_SHIFT 7 1659*14b24e2bSVaishali Kulkarni u8 flags14; 1660*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_MIGRATION_FLAG_MASK 0x1 /* bit16 */ 1661*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_MIGRATION_FLAG_SHIFT 0 1662*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_BIT17_MASK 0x1 /* bit17 */ 1663*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_BIT17_SHIFT 1 1664*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_DPM_PORT_NUM_MASK 0x3 /* bit18 */ 1665*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_DPM_PORT_NUM_SHIFT 2 1666*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_RESERVED_MASK 0x1 /* bit20 */ 1667*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_RESERVED_SHIFT 4 1668*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_ROCE_EDPM_ENABLE_MASK 0x1 /* bit21 */ 1669*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_ROCE_EDPM_ENABLE_SHIFT 5 1670*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_CF23_MASK 0x3 /* cf23 */ 1671*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_CF23_SHIFT 6 1672*14b24e2bSVaishali Kulkarni u8 byte2 /* byte2 */; 1673*14b24e2bSVaishali Kulkarni __le16 physical_q0 /* physical_q0 */; 1674*14b24e2bSVaishali Kulkarni __le16 word1 /* physical_q1 */; 1675*14b24e2bSVaishali Kulkarni __le16 sq_cmp_cons /* physical_q2 */; 1676*14b24e2bSVaishali Kulkarni __le16 sq_cons /* word3 */; 1677*14b24e2bSVaishali Kulkarni __le16 sq_prod /* word4 */; 1678*14b24e2bSVaishali Kulkarni __le16 word5 /* word5 */; 1679*14b24e2bSVaishali Kulkarni __le16 conn_dpi /* conn_dpi */; 1680*14b24e2bSVaishali Kulkarni u8 byte3 /* byte3 */; 1681*14b24e2bSVaishali Kulkarni u8 byte4 /* byte4 */; 1682*14b24e2bSVaishali Kulkarni u8 byte5 /* byte5 */; 1683*14b24e2bSVaishali Kulkarni u8 byte6 /* byte6 */; 1684*14b24e2bSVaishali Kulkarni __le32 lsn /* reg0 */; 1685*14b24e2bSVaishali Kulkarni __le32 ssn /* reg1 */; 1686*14b24e2bSVaishali Kulkarni __le32 snd_una_psn /* reg2 */; 1687*14b24e2bSVaishali Kulkarni __le32 snd_nxt_psn /* reg3 */; 1688*14b24e2bSVaishali Kulkarni __le32 reg4 /* reg4 */; 1689*14b24e2bSVaishali Kulkarni __le32 orq_cons_th /* cf_array0 */; 1690*14b24e2bSVaishali Kulkarni __le32 orq_cons /* cf_array1 */; 1691*14b24e2bSVaishali Kulkarni u8 flags15; 1692*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_E4_RESERVED1_MASK 0x1 /* bit22 */ 1693*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_E4_RESERVED1_SHIFT 0 1694*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_E4_RESERVED2_MASK 0x1 /* bit23 */ 1695*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_E4_RESERVED2_SHIFT 1 1696*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_E4_RESERVED3_MASK 0x1 /* bit24 */ 1697*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_E4_RESERVED3_SHIFT 2 1698*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_E4_RESERVED4_MASK 0x3 /* cf24 */ 1699*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_E4_RESERVED4_SHIFT 3 1700*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_E4_RESERVED5_MASK 0x1 /* cf24en */ 1701*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_E4_RESERVED5_SHIFT 5 1702*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_E4_RESERVED6_MASK 0x1 /* rule26en */ 1703*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_E4_RESERVED6_SHIFT 6 1704*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_E4_RESERVED7_MASK 0x1 /* rule27en */ 1705*14b24e2bSVaishali Kulkarni #define E5XSTORMROCECONNAGCTXDQEXTLDPART_E4_RESERVED7_SHIFT 7 1706*14b24e2bSVaishali Kulkarni u8 byte7 /* byte7 */; 1707*14b24e2bSVaishali Kulkarni __le16 word7 /* word7 */; 1708*14b24e2bSVaishali Kulkarni __le16 word8 /* word8 */; 1709*14b24e2bSVaishali Kulkarni __le16 word9 /* word9 */; 1710*14b24e2bSVaishali Kulkarni __le16 word10 /* word10 */; 1711*14b24e2bSVaishali Kulkarni __le16 tx_rdma_edpm_usg_cnt /* word11 */; 1712*14b24e2bSVaishali Kulkarni __le32 reg7 /* reg7 */; 1713*14b24e2bSVaishali Kulkarni __le32 reg8 /* reg8 */; 1714*14b24e2bSVaishali Kulkarni __le32 reg9 /* reg9 */; 1715*14b24e2bSVaishali Kulkarni u8 byte8 /* byte8 */; 1716*14b24e2bSVaishali Kulkarni u8 byte9 /* byte9 */; 1717*14b24e2bSVaishali Kulkarni u8 byte10 /* byte10 */; 1718*14b24e2bSVaishali Kulkarni u8 byte11 /* byte11 */; 1719*14b24e2bSVaishali Kulkarni u8 byte12 /* byte12 */; 1720*14b24e2bSVaishali Kulkarni u8 byte13 /* byte13 */; 1721*14b24e2bSVaishali Kulkarni u8 byte14 /* byte14 */; 1722*14b24e2bSVaishali Kulkarni u8 byte15 /* byte15 */; 1723*14b24e2bSVaishali Kulkarni __le32 reg10 /* reg10 */; 1724*14b24e2bSVaishali Kulkarni __le32 reg11 /* reg11 */; 1725*14b24e2bSVaishali Kulkarni __le32 reg12 /* reg12 */; 1726*14b24e2bSVaishali Kulkarni __le32 reg13 /* reg13 */; 1727*14b24e2bSVaishali Kulkarni }; 1728*14b24e2bSVaishali Kulkarni 1729*14b24e2bSVaishali Kulkarni 1730*14b24e2bSVaishali Kulkarni struct e5_mstorm_roce_req_conn_ag_ctx 1731*14b24e2bSVaishali Kulkarni { 1732*14b24e2bSVaishali Kulkarni u8 byte0 /* cdu_validation */; 1733*14b24e2bSVaishali Kulkarni u8 byte1 /* state_and_core_id */; 1734*14b24e2bSVaishali Kulkarni u8 flags0; 1735*14b24e2bSVaishali Kulkarni #define E5_MSTORM_ROCE_REQ_CONN_AG_CTX_BIT0_MASK 0x1 /* exist_in_qm0 */ 1736*14b24e2bSVaishali Kulkarni #define E5_MSTORM_ROCE_REQ_CONN_AG_CTX_BIT0_SHIFT 0 1737*14b24e2bSVaishali Kulkarni #define E5_MSTORM_ROCE_REQ_CONN_AG_CTX_BIT1_MASK 0x1 /* exist_in_qm1 */ 1738*14b24e2bSVaishali Kulkarni #define E5_MSTORM_ROCE_REQ_CONN_AG_CTX_BIT1_SHIFT 1 1739*14b24e2bSVaishali Kulkarni #define E5_MSTORM_ROCE_REQ_CONN_AG_CTX_CF0_MASK 0x3 /* cf0 */ 1740*14b24e2bSVaishali Kulkarni #define E5_MSTORM_ROCE_REQ_CONN_AG_CTX_CF0_SHIFT 2 1741*14b24e2bSVaishali Kulkarni #define E5_MSTORM_ROCE_REQ_CONN_AG_CTX_CF1_MASK 0x3 /* cf1 */ 1742*14b24e2bSVaishali Kulkarni #define E5_MSTORM_ROCE_REQ_CONN_AG_CTX_CF1_SHIFT 4 1743*14b24e2bSVaishali Kulkarni #define E5_MSTORM_ROCE_REQ_CONN_AG_CTX_CF2_MASK 0x3 /* cf2 */ 1744*14b24e2bSVaishali Kulkarni #define E5_MSTORM_ROCE_REQ_CONN_AG_CTX_CF2_SHIFT 6 1745*14b24e2bSVaishali Kulkarni u8 flags1; 1746*14b24e2bSVaishali Kulkarni #define E5_MSTORM_ROCE_REQ_CONN_AG_CTX_CF0EN_MASK 0x1 /* cf0en */ 1747*14b24e2bSVaishali Kulkarni #define E5_MSTORM_ROCE_REQ_CONN_AG_CTX_CF0EN_SHIFT 0 1748*14b24e2bSVaishali Kulkarni #define E5_MSTORM_ROCE_REQ_CONN_AG_CTX_CF1EN_MASK 0x1 /* cf1en */ 1749*14b24e2bSVaishali Kulkarni #define E5_MSTORM_ROCE_REQ_CONN_AG_CTX_CF1EN_SHIFT 1 1750*14b24e2bSVaishali Kulkarni #define E5_MSTORM_ROCE_REQ_CONN_AG_CTX_CF2EN_MASK 0x1 /* cf2en */ 1751*14b24e2bSVaishali Kulkarni #define E5_MSTORM_ROCE_REQ_CONN_AG_CTX_CF2EN_SHIFT 2 1752*14b24e2bSVaishali Kulkarni #define E5_MSTORM_ROCE_REQ_CONN_AG_CTX_RULE0EN_MASK 0x1 /* rule0en */ 1753*14b24e2bSVaishali Kulkarni #define E5_MSTORM_ROCE_REQ_CONN_AG_CTX_RULE0EN_SHIFT 3 1754*14b24e2bSVaishali Kulkarni #define E5_MSTORM_ROCE_REQ_CONN_AG_CTX_RULE1EN_MASK 0x1 /* rule1en */ 1755*14b24e2bSVaishali Kulkarni #define E5_MSTORM_ROCE_REQ_CONN_AG_CTX_RULE1EN_SHIFT 4 1756*14b24e2bSVaishali Kulkarni #define E5_MSTORM_ROCE_REQ_CONN_AG_CTX_RULE2EN_MASK 0x1 /* rule2en */ 1757*14b24e2bSVaishali Kulkarni #define E5_MSTORM_ROCE_REQ_CONN_AG_CTX_RULE2EN_SHIFT 5 1758*14b24e2bSVaishali Kulkarni #define E5_MSTORM_ROCE_REQ_CONN_AG_CTX_RULE3EN_MASK 0x1 /* rule3en */ 1759*14b24e2bSVaishali Kulkarni #define E5_MSTORM_ROCE_REQ_CONN_AG_CTX_RULE3EN_SHIFT 6 1760*14b24e2bSVaishali Kulkarni #define E5_MSTORM_ROCE_REQ_CONN_AG_CTX_RULE4EN_MASK 0x1 /* rule4en */ 1761*14b24e2bSVaishali Kulkarni #define E5_MSTORM_ROCE_REQ_CONN_AG_CTX_RULE4EN_SHIFT 7 1762*14b24e2bSVaishali Kulkarni __le16 word0 /* word0 */; 1763*14b24e2bSVaishali Kulkarni __le16 word1 /* word1 */; 1764*14b24e2bSVaishali Kulkarni __le32 reg0 /* reg0 */; 1765*14b24e2bSVaishali Kulkarni __le32 reg1 /* reg1 */; 1766*14b24e2bSVaishali Kulkarni }; 1767*14b24e2bSVaishali Kulkarni 1768*14b24e2bSVaishali Kulkarni 1769*14b24e2bSVaishali Kulkarni struct e5_mstorm_roce_resp_conn_ag_ctx 1770*14b24e2bSVaishali Kulkarni { 1771*14b24e2bSVaishali Kulkarni u8 byte0 /* cdu_validation */; 1772*14b24e2bSVaishali Kulkarni u8 byte1 /* state_and_core_id */; 1773*14b24e2bSVaishali Kulkarni u8 flags0; 1774*14b24e2bSVaishali Kulkarni #define E5_MSTORM_ROCE_RESP_CONN_AG_CTX_BIT0_MASK 0x1 /* exist_in_qm0 */ 1775*14b24e2bSVaishali Kulkarni #define E5_MSTORM_ROCE_RESP_CONN_AG_CTX_BIT0_SHIFT 0 1776*14b24e2bSVaishali Kulkarni #define E5_MSTORM_ROCE_RESP_CONN_AG_CTX_BIT1_MASK 0x1 /* exist_in_qm1 */ 1777*14b24e2bSVaishali Kulkarni #define E5_MSTORM_ROCE_RESP_CONN_AG_CTX_BIT1_SHIFT 1 1778*14b24e2bSVaishali Kulkarni #define E5_MSTORM_ROCE_RESP_CONN_AG_CTX_CF0_MASK 0x3 /* cf0 */ 1779*14b24e2bSVaishali Kulkarni #define E5_MSTORM_ROCE_RESP_CONN_AG_CTX_CF0_SHIFT 2 1780*14b24e2bSVaishali Kulkarni #define E5_MSTORM_ROCE_RESP_CONN_AG_CTX_CF1_MASK 0x3 /* cf1 */ 1781*14b24e2bSVaishali Kulkarni #define E5_MSTORM_ROCE_RESP_CONN_AG_CTX_CF1_SHIFT 4 1782*14b24e2bSVaishali Kulkarni #define E5_MSTORM_ROCE_RESP_CONN_AG_CTX_CF2_MASK 0x3 /* cf2 */ 1783*14b24e2bSVaishali Kulkarni #define E5_MSTORM_ROCE_RESP_CONN_AG_CTX_CF2_SHIFT 6 1784*14b24e2bSVaishali Kulkarni u8 flags1; 1785*14b24e2bSVaishali Kulkarni #define E5_MSTORM_ROCE_RESP_CONN_AG_CTX_CF0EN_MASK 0x1 /* cf0en */ 1786*14b24e2bSVaishali Kulkarni #define E5_MSTORM_ROCE_RESP_CONN_AG_CTX_CF0EN_SHIFT 0 1787*14b24e2bSVaishali Kulkarni #define E5_MSTORM_ROCE_RESP_CONN_AG_CTX_CF1EN_MASK 0x1 /* cf1en */ 1788*14b24e2bSVaishali Kulkarni #define E5_MSTORM_ROCE_RESP_CONN_AG_CTX_CF1EN_SHIFT 1 1789*14b24e2bSVaishali Kulkarni #define E5_MSTORM_ROCE_RESP_CONN_AG_CTX_CF2EN_MASK 0x1 /* cf2en */ 1790*14b24e2bSVaishali Kulkarni #define E5_MSTORM_ROCE_RESP_CONN_AG_CTX_CF2EN_SHIFT 2 1791*14b24e2bSVaishali Kulkarni #define E5_MSTORM_ROCE_RESP_CONN_AG_CTX_RULE0EN_MASK 0x1 /* rule0en */ 1792*14b24e2bSVaishali Kulkarni #define E5_MSTORM_ROCE_RESP_CONN_AG_CTX_RULE0EN_SHIFT 3 1793*14b24e2bSVaishali Kulkarni #define E5_MSTORM_ROCE_RESP_CONN_AG_CTX_RULE1EN_MASK 0x1 /* rule1en */ 1794*14b24e2bSVaishali Kulkarni #define E5_MSTORM_ROCE_RESP_CONN_AG_CTX_RULE1EN_SHIFT 4 1795*14b24e2bSVaishali Kulkarni #define E5_MSTORM_ROCE_RESP_CONN_AG_CTX_RULE2EN_MASK 0x1 /* rule2en */ 1796*14b24e2bSVaishali Kulkarni #define E5_MSTORM_ROCE_RESP_CONN_AG_CTX_RULE2EN_SHIFT 5 1797*14b24e2bSVaishali Kulkarni #define E5_MSTORM_ROCE_RESP_CONN_AG_CTX_RULE3EN_MASK 0x1 /* rule3en */ 1798*14b24e2bSVaishali Kulkarni #define E5_MSTORM_ROCE_RESP_CONN_AG_CTX_RULE3EN_SHIFT 6 1799*14b24e2bSVaishali Kulkarni #define E5_MSTORM_ROCE_RESP_CONN_AG_CTX_RULE4EN_MASK 0x1 /* rule4en */ 1800*14b24e2bSVaishali Kulkarni #define E5_MSTORM_ROCE_RESP_CONN_AG_CTX_RULE4EN_SHIFT 7 1801*14b24e2bSVaishali Kulkarni __le16 word0 /* word0 */; 1802*14b24e2bSVaishali Kulkarni __le16 word1 /* word1 */; 1803*14b24e2bSVaishali Kulkarni __le32 reg0 /* reg0 */; 1804*14b24e2bSVaishali Kulkarni __le32 reg1 /* reg1 */; 1805*14b24e2bSVaishali Kulkarni }; 1806*14b24e2bSVaishali Kulkarni 1807*14b24e2bSVaishali Kulkarni 1808*14b24e2bSVaishali Kulkarni struct e5_tstorm_roce_req_conn_ag_ctx 1809*14b24e2bSVaishali Kulkarni { 1810*14b24e2bSVaishali Kulkarni u8 reserved0 /* cdu_validation */; 1811*14b24e2bSVaishali Kulkarni u8 state_and_core_id /* state_and_core_id */; 1812*14b24e2bSVaishali Kulkarni u8 flags0; 1813*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_REQ_CONN_AG_CTX_EXIST_IN_QM0_MASK 0x1 /* exist_in_qm0 */ 1814*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_REQ_CONN_AG_CTX_EXIST_IN_QM0_SHIFT 0 1815*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_REQ_CONN_AG_CTX_RX_ERROR_OCCURED_MASK 0x1 /* exist_in_qm1 */ 1816*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_REQ_CONN_AG_CTX_RX_ERROR_OCCURED_SHIFT 1 1817*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_REQ_CONN_AG_CTX_TX_CQE_ERROR_OCCURED_MASK 0x1 /* bit2 */ 1818*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_REQ_CONN_AG_CTX_TX_CQE_ERROR_OCCURED_SHIFT 2 1819*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_REQ_CONN_AG_CTX_BIT3_MASK 0x1 /* bit3 */ 1820*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_REQ_CONN_AG_CTX_BIT3_SHIFT 3 1821*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_REQ_CONN_AG_CTX_MSTORM_FLUSH_MASK 0x1 /* bit4 */ 1822*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_REQ_CONN_AG_CTX_MSTORM_FLUSH_SHIFT 4 1823*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_REQ_CONN_AG_CTX_CACHED_ORQ_MASK 0x1 /* bit5 */ 1824*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_REQ_CONN_AG_CTX_CACHED_ORQ_SHIFT 5 1825*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_REQ_CONN_AG_CTX_TIMER_CF_MASK 0x3 /* timer0cf */ 1826*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_REQ_CONN_AG_CTX_TIMER_CF_SHIFT 6 1827*14b24e2bSVaishali Kulkarni u8 flags1; 1828*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_REQ_CONN_AG_CTX_CF1_MASK 0x3 /* timer1cf */ 1829*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_REQ_CONN_AG_CTX_CF1_SHIFT 0 1830*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_REQ_CONN_AG_CTX_FLUSH_SQ_CF_MASK 0x3 /* timer2cf */ 1831*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_REQ_CONN_AG_CTX_FLUSH_SQ_CF_SHIFT 2 1832*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_REQ_CONN_AG_CTX_TIMER_STOP_ALL_CF_MASK 0x3 /* timer_stop_all */ 1833*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_REQ_CONN_AG_CTX_TIMER_STOP_ALL_CF_SHIFT 4 1834*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_REQ_CONN_AG_CTX_FLUSH_Q0_CF_MASK 0x3 /* cf4 */ 1835*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_REQ_CONN_AG_CTX_FLUSH_Q0_CF_SHIFT 6 1836*14b24e2bSVaishali Kulkarni u8 flags2; 1837*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_REQ_CONN_AG_CTX_MSTORM_FLUSH_CF_MASK 0x3 /* cf5 */ 1838*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_REQ_CONN_AG_CTX_MSTORM_FLUSH_CF_SHIFT 0 1839*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_REQ_CONN_AG_CTX_SET_TIMER_CF_MASK 0x3 /* cf6 */ 1840*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_REQ_CONN_AG_CTX_SET_TIMER_CF_SHIFT 2 1841*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_REQ_CONN_AG_CTX_TX_ASYNC_ERROR_CF_MASK 0x3 /* cf7 */ 1842*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_REQ_CONN_AG_CTX_TX_ASYNC_ERROR_CF_SHIFT 4 1843*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_REQ_CONN_AG_CTX_RXMIT_DONE_CF_MASK 0x3 /* cf8 */ 1844*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_REQ_CONN_AG_CTX_RXMIT_DONE_CF_SHIFT 6 1845*14b24e2bSVaishali Kulkarni u8 flags3; 1846*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_REQ_CONN_AG_CTX_ERROR_SCAN_COMPLETED_CF_MASK 0x3 /* cf9 */ 1847*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_REQ_CONN_AG_CTX_ERROR_SCAN_COMPLETED_CF_SHIFT 0 1848*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_REQ_CONN_AG_CTX_SQ_DRAIN_COMPLETED_CF_MASK 0x3 /* cf10 */ 1849*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_REQ_CONN_AG_CTX_SQ_DRAIN_COMPLETED_CF_SHIFT 2 1850*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_REQ_CONN_AG_CTX_TIMER_CF_EN_MASK 0x1 /* cf0en */ 1851*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_REQ_CONN_AG_CTX_TIMER_CF_EN_SHIFT 4 1852*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_REQ_CONN_AG_CTX_CF1EN_MASK 0x1 /* cf1en */ 1853*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_REQ_CONN_AG_CTX_CF1EN_SHIFT 5 1854*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_REQ_CONN_AG_CTX_FLUSH_SQ_CF_EN_MASK 0x1 /* cf2en */ 1855*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_REQ_CONN_AG_CTX_FLUSH_SQ_CF_EN_SHIFT 6 1856*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_REQ_CONN_AG_CTX_TIMER_STOP_ALL_CF_EN_MASK 0x1 /* cf3en */ 1857*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_REQ_CONN_AG_CTX_TIMER_STOP_ALL_CF_EN_SHIFT 7 1858*14b24e2bSVaishali Kulkarni u8 flags4; 1859*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_REQ_CONN_AG_CTX_FLUSH_Q0_CF_EN_MASK 0x1 /* cf4en */ 1860*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_REQ_CONN_AG_CTX_FLUSH_Q0_CF_EN_SHIFT 0 1861*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_REQ_CONN_AG_CTX_MSTORM_FLUSH_CF_EN_MASK 0x1 /* cf5en */ 1862*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_REQ_CONN_AG_CTX_MSTORM_FLUSH_CF_EN_SHIFT 1 1863*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_REQ_CONN_AG_CTX_SET_TIMER_CF_EN_MASK 0x1 /* cf6en */ 1864*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_REQ_CONN_AG_CTX_SET_TIMER_CF_EN_SHIFT 2 1865*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_REQ_CONN_AG_CTX_TX_ASYNC_ERROR_CF_EN_MASK 0x1 /* cf7en */ 1866*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_REQ_CONN_AG_CTX_TX_ASYNC_ERROR_CF_EN_SHIFT 3 1867*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_REQ_CONN_AG_CTX_RXMIT_DONE_CF_EN_MASK 0x1 /* cf8en */ 1868*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_REQ_CONN_AG_CTX_RXMIT_DONE_CF_EN_SHIFT 4 1869*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_REQ_CONN_AG_CTX_ERROR_SCAN_COMPLETED_CF_EN_MASK 0x1 /* cf9en */ 1870*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_REQ_CONN_AG_CTX_ERROR_SCAN_COMPLETED_CF_EN_SHIFT 5 1871*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_REQ_CONN_AG_CTX_SQ_DRAIN_COMPLETED_CF_EN_MASK 0x1 /* cf10en */ 1872*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_REQ_CONN_AG_CTX_SQ_DRAIN_COMPLETED_CF_EN_SHIFT 6 1873*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_REQ_CONN_AG_CTX_RULE0EN_MASK 0x1 /* rule0en */ 1874*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_REQ_CONN_AG_CTX_RULE0EN_SHIFT 7 1875*14b24e2bSVaishali Kulkarni u8 flags5; 1876*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_REQ_CONN_AG_CTX_RULE1EN_MASK 0x1 /* rule1en */ 1877*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_REQ_CONN_AG_CTX_RULE1EN_SHIFT 0 1878*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_REQ_CONN_AG_CTX_RULE2EN_MASK 0x1 /* rule2en */ 1879*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_REQ_CONN_AG_CTX_RULE2EN_SHIFT 1 1880*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_REQ_CONN_AG_CTX_RULE3EN_MASK 0x1 /* rule3en */ 1881*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_REQ_CONN_AG_CTX_RULE3EN_SHIFT 2 1882*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_REQ_CONN_AG_CTX_RULE4EN_MASK 0x1 /* rule4en */ 1883*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_REQ_CONN_AG_CTX_RULE4EN_SHIFT 3 1884*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_REQ_CONN_AG_CTX_RULE5EN_MASK 0x1 /* rule5en */ 1885*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_REQ_CONN_AG_CTX_RULE5EN_SHIFT 4 1886*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_REQ_CONN_AG_CTX_SND_SQ_CONS_EN_MASK 0x1 /* rule6en */ 1887*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_REQ_CONN_AG_CTX_SND_SQ_CONS_EN_SHIFT 5 1888*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_REQ_CONN_AG_CTX_RULE7EN_MASK 0x1 /* rule7en */ 1889*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_REQ_CONN_AG_CTX_RULE7EN_SHIFT 6 1890*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_REQ_CONN_AG_CTX_RULE8EN_MASK 0x1 /* rule8en */ 1891*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_REQ_CONN_AG_CTX_RULE8EN_SHIFT 7 1892*14b24e2bSVaishali Kulkarni u8 flags6; 1893*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_REQ_CONN_AG_CTX_E4_RESERVED1_MASK 0x1 /* bit6 */ 1894*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_REQ_CONN_AG_CTX_E4_RESERVED1_SHIFT 0 1895*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_REQ_CONN_AG_CTX_E4_RESERVED2_MASK 0x1 /* bit7 */ 1896*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_REQ_CONN_AG_CTX_E4_RESERVED2_SHIFT 1 1897*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_REQ_CONN_AG_CTX_E4_RESERVED3_MASK 0x1 /* bit8 */ 1898*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_REQ_CONN_AG_CTX_E4_RESERVED3_SHIFT 2 1899*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_REQ_CONN_AG_CTX_E4_RESERVED4_MASK 0x3 /* cf11 */ 1900*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_REQ_CONN_AG_CTX_E4_RESERVED4_SHIFT 3 1901*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_REQ_CONN_AG_CTX_E4_RESERVED5_MASK 0x1 /* cf11en */ 1902*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_REQ_CONN_AG_CTX_E4_RESERVED5_SHIFT 5 1903*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_REQ_CONN_AG_CTX_E4_RESERVED6_MASK 0x1 /* rule9en */ 1904*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_REQ_CONN_AG_CTX_E4_RESERVED6_SHIFT 6 1905*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_REQ_CONN_AG_CTX_E4_RESERVED7_MASK 0x1 /* rule10en */ 1906*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_REQ_CONN_AG_CTX_E4_RESERVED7_SHIFT 7 1907*14b24e2bSVaishali Kulkarni u8 tx_cqe_error_type /* byte2 */; 1908*14b24e2bSVaishali Kulkarni __le16 snd_sq_cons_th /* word0 */; 1909*14b24e2bSVaishali Kulkarni __le32 reg0 /* reg0 */; 1910*14b24e2bSVaishali Kulkarni __le32 snd_nxt_psn /* reg1 */; 1911*14b24e2bSVaishali Kulkarni __le32 snd_max_psn /* reg2 */; 1912*14b24e2bSVaishali Kulkarni __le32 orq_prod /* reg3 */; 1913*14b24e2bSVaishali Kulkarni __le32 reg4 /* reg4 */; 1914*14b24e2bSVaishali Kulkarni __le32 reg5 /* reg5 */; 1915*14b24e2bSVaishali Kulkarni __le32 reg6 /* reg6 */; 1916*14b24e2bSVaishali Kulkarni __le32 reg7 /* reg7 */; 1917*14b24e2bSVaishali Kulkarni __le32 reg8 /* reg8 */; 1918*14b24e2bSVaishali Kulkarni u8 orq_cache_idx /* byte3 */; 1919*14b24e2bSVaishali Kulkarni u8 byte4 /* byte4 */; 1920*14b24e2bSVaishali Kulkarni u8 byte5 /* byte5 */; 1921*14b24e2bSVaishali Kulkarni u8 e4_reserved8 /* byte6 */; 1922*14b24e2bSVaishali Kulkarni __le16 snd_sq_cons /* word1 */; 1923*14b24e2bSVaishali Kulkarni __le16 word2 /* conn_dpi */; 1924*14b24e2bSVaishali Kulkarni __le32 reg9 /* reg9 */; 1925*14b24e2bSVaishali Kulkarni __le16 word3 /* word3 */; 1926*14b24e2bSVaishali Kulkarni __le16 e4_reserved9 /* word4 */; 1927*14b24e2bSVaishali Kulkarni }; 1928*14b24e2bSVaishali Kulkarni 1929*14b24e2bSVaishali Kulkarni 1930*14b24e2bSVaishali Kulkarni struct e5_tstorm_roce_resp_conn_ag_ctx 1931*14b24e2bSVaishali Kulkarni { 1932*14b24e2bSVaishali Kulkarni u8 byte0 /* cdu_validation */; 1933*14b24e2bSVaishali Kulkarni u8 state_and_core_id /* state_and_core_id */; 1934*14b24e2bSVaishali Kulkarni u8 flags0; 1935*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_RESP_CONN_AG_CTX_EXIST_IN_QM0_MASK 0x1 /* exist_in_qm0 */ 1936*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_RESP_CONN_AG_CTX_EXIST_IN_QM0_SHIFT 0 1937*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_RESP_CONN_AG_CTX_BIT1_MASK 0x1 /* exist_in_qm1 */ 1938*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_RESP_CONN_AG_CTX_BIT1_SHIFT 1 1939*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_RESP_CONN_AG_CTX_BIT2_MASK 0x1 /* bit2 */ 1940*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_RESP_CONN_AG_CTX_BIT2_SHIFT 2 1941*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_RESP_CONN_AG_CTX_BIT3_MASK 0x1 /* bit3 */ 1942*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_RESP_CONN_AG_CTX_BIT3_SHIFT 3 1943*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_RESP_CONN_AG_CTX_MSTORM_FLUSH_MASK 0x1 /* bit4 */ 1944*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_RESP_CONN_AG_CTX_MSTORM_FLUSH_SHIFT 4 1945*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_RESP_CONN_AG_CTX_BIT5_MASK 0x1 /* bit5 */ 1946*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_RESP_CONN_AG_CTX_BIT5_SHIFT 5 1947*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_RESP_CONN_AG_CTX_CF0_MASK 0x3 /* timer0cf */ 1948*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_RESP_CONN_AG_CTX_CF0_SHIFT 6 1949*14b24e2bSVaishali Kulkarni u8 flags1; 1950*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_RESP_CONN_AG_CTX_RX_ERROR_CF_MASK 0x3 /* timer1cf */ 1951*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_RESP_CONN_AG_CTX_RX_ERROR_CF_SHIFT 0 1952*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_RESP_CONN_AG_CTX_TX_ERROR_CF_MASK 0x3 /* timer2cf */ 1953*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_RESP_CONN_AG_CTX_TX_ERROR_CF_SHIFT 2 1954*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_RESP_CONN_AG_CTX_CF3_MASK 0x3 /* timer_stop_all */ 1955*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_RESP_CONN_AG_CTX_CF3_SHIFT 4 1956*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_RESP_CONN_AG_CTX_FLUSH_Q0_CF_MASK 0x3 /* cf4 */ 1957*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_RESP_CONN_AG_CTX_FLUSH_Q0_CF_SHIFT 6 1958*14b24e2bSVaishali Kulkarni u8 flags2; 1959*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_RESP_CONN_AG_CTX_MSTORM_FLUSH_CF_MASK 0x3 /* cf5 */ 1960*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_RESP_CONN_AG_CTX_MSTORM_FLUSH_CF_SHIFT 0 1961*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_RESP_CONN_AG_CTX_CF6_MASK 0x3 /* cf6 */ 1962*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_RESP_CONN_AG_CTX_CF6_SHIFT 2 1963*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_RESP_CONN_AG_CTX_CF7_MASK 0x3 /* cf7 */ 1964*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_RESP_CONN_AG_CTX_CF7_SHIFT 4 1965*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_RESP_CONN_AG_CTX_CF8_MASK 0x3 /* cf8 */ 1966*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_RESP_CONN_AG_CTX_CF8_SHIFT 6 1967*14b24e2bSVaishali Kulkarni u8 flags3; 1968*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_RESP_CONN_AG_CTX_CF9_MASK 0x3 /* cf9 */ 1969*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_RESP_CONN_AG_CTX_CF9_SHIFT 0 1970*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_RESP_CONN_AG_CTX_CF10_MASK 0x3 /* cf10 */ 1971*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_RESP_CONN_AG_CTX_CF10_SHIFT 2 1972*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_RESP_CONN_AG_CTX_CF0EN_MASK 0x1 /* cf0en */ 1973*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_RESP_CONN_AG_CTX_CF0EN_SHIFT 4 1974*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_RESP_CONN_AG_CTX_RX_ERROR_CF_EN_MASK 0x1 /* cf1en */ 1975*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_RESP_CONN_AG_CTX_RX_ERROR_CF_EN_SHIFT 5 1976*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_RESP_CONN_AG_CTX_TX_ERROR_CF_EN_MASK 0x1 /* cf2en */ 1977*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_RESP_CONN_AG_CTX_TX_ERROR_CF_EN_SHIFT 6 1978*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_RESP_CONN_AG_CTX_CF3EN_MASK 0x1 /* cf3en */ 1979*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_RESP_CONN_AG_CTX_CF3EN_SHIFT 7 1980*14b24e2bSVaishali Kulkarni u8 flags4; 1981*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_RESP_CONN_AG_CTX_FLUSH_Q0_CF_EN_MASK 0x1 /* cf4en */ 1982*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_RESP_CONN_AG_CTX_FLUSH_Q0_CF_EN_SHIFT 0 1983*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_RESP_CONN_AG_CTX_MSTORM_FLUSH_CF_EN_MASK 0x1 /* cf5en */ 1984*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_RESP_CONN_AG_CTX_MSTORM_FLUSH_CF_EN_SHIFT 1 1985*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_RESP_CONN_AG_CTX_CF6EN_MASK 0x1 /* cf6en */ 1986*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_RESP_CONN_AG_CTX_CF6EN_SHIFT 2 1987*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_RESP_CONN_AG_CTX_CF7EN_MASK 0x1 /* cf7en */ 1988*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_RESP_CONN_AG_CTX_CF7EN_SHIFT 3 1989*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_RESP_CONN_AG_CTX_CF8EN_MASK 0x1 /* cf8en */ 1990*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_RESP_CONN_AG_CTX_CF8EN_SHIFT 4 1991*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_RESP_CONN_AG_CTX_CF9EN_MASK 0x1 /* cf9en */ 1992*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_RESP_CONN_AG_CTX_CF9EN_SHIFT 5 1993*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_RESP_CONN_AG_CTX_CF10EN_MASK 0x1 /* cf10en */ 1994*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_RESP_CONN_AG_CTX_CF10EN_SHIFT 6 1995*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_RESP_CONN_AG_CTX_RULE0EN_MASK 0x1 /* rule0en */ 1996*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_RESP_CONN_AG_CTX_RULE0EN_SHIFT 7 1997*14b24e2bSVaishali Kulkarni u8 flags5; 1998*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_RESP_CONN_AG_CTX_RULE1EN_MASK 0x1 /* rule1en */ 1999*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_RESP_CONN_AG_CTX_RULE1EN_SHIFT 0 2000*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_RESP_CONN_AG_CTX_RULE2EN_MASK 0x1 /* rule2en */ 2001*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_RESP_CONN_AG_CTX_RULE2EN_SHIFT 1 2002*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_RESP_CONN_AG_CTX_RULE3EN_MASK 0x1 /* rule3en */ 2003*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_RESP_CONN_AG_CTX_RULE3EN_SHIFT 2 2004*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_RESP_CONN_AG_CTX_RULE4EN_MASK 0x1 /* rule4en */ 2005*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_RESP_CONN_AG_CTX_RULE4EN_SHIFT 3 2006*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_RESP_CONN_AG_CTX_RULE5EN_MASK 0x1 /* rule5en */ 2007*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_RESP_CONN_AG_CTX_RULE5EN_SHIFT 4 2008*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_RESP_CONN_AG_CTX_RQ_RULE_EN_MASK 0x1 /* rule6en */ 2009*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_RESP_CONN_AG_CTX_RQ_RULE_EN_SHIFT 5 2010*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_RESP_CONN_AG_CTX_RULE7EN_MASK 0x1 /* rule7en */ 2011*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_RESP_CONN_AG_CTX_RULE7EN_SHIFT 6 2012*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_RESP_CONN_AG_CTX_RULE8EN_MASK 0x1 /* rule8en */ 2013*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_RESP_CONN_AG_CTX_RULE8EN_SHIFT 7 2014*14b24e2bSVaishali Kulkarni u8 flags6; 2015*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_RESP_CONN_AG_CTX_E4_RESERVED1_MASK 0x1 /* bit6 */ 2016*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_RESP_CONN_AG_CTX_E4_RESERVED1_SHIFT 0 2017*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_RESP_CONN_AG_CTX_E4_RESERVED2_MASK 0x1 /* bit7 */ 2018*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_RESP_CONN_AG_CTX_E4_RESERVED2_SHIFT 1 2019*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_RESP_CONN_AG_CTX_E4_RESERVED3_MASK 0x1 /* bit8 */ 2020*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_RESP_CONN_AG_CTX_E4_RESERVED3_SHIFT 2 2021*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_RESP_CONN_AG_CTX_E4_RESERVED4_MASK 0x3 /* cf11 */ 2022*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_RESP_CONN_AG_CTX_E4_RESERVED4_SHIFT 3 2023*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_RESP_CONN_AG_CTX_E4_RESERVED5_MASK 0x1 /* cf11en */ 2024*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_RESP_CONN_AG_CTX_E4_RESERVED5_SHIFT 5 2025*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_RESP_CONN_AG_CTX_E4_RESERVED6_MASK 0x1 /* rule9en */ 2026*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_RESP_CONN_AG_CTX_E4_RESERVED6_SHIFT 6 2027*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_RESP_CONN_AG_CTX_E4_RESERVED7_MASK 0x1 /* rule10en */ 2028*14b24e2bSVaishali Kulkarni #define E5_TSTORM_ROCE_RESP_CONN_AG_CTX_E4_RESERVED7_SHIFT 7 2029*14b24e2bSVaishali Kulkarni u8 tx_async_error_type /* byte2 */; 2030*14b24e2bSVaishali Kulkarni __le16 rq_cons /* word0 */; 2031*14b24e2bSVaishali Kulkarni __le32 psn_and_rxmit_id_echo /* reg0 */; 2032*14b24e2bSVaishali Kulkarni __le32 reg1 /* reg1 */; 2033*14b24e2bSVaishali Kulkarni __le32 reg2 /* reg2 */; 2034*14b24e2bSVaishali Kulkarni __le32 reg3 /* reg3 */; 2035*14b24e2bSVaishali Kulkarni __le32 reg4 /* reg4 */; 2036*14b24e2bSVaishali Kulkarni __le32 reg5 /* reg5 */; 2037*14b24e2bSVaishali Kulkarni __le32 reg6 /* reg6 */; 2038*14b24e2bSVaishali Kulkarni __le32 reg7 /* reg7 */; 2039*14b24e2bSVaishali Kulkarni __le32 reg8 /* reg8 */; 2040*14b24e2bSVaishali Kulkarni u8 byte3 /* byte3 */; 2041*14b24e2bSVaishali Kulkarni u8 byte4 /* byte4 */; 2042*14b24e2bSVaishali Kulkarni u8 byte5 /* byte5 */; 2043*14b24e2bSVaishali Kulkarni u8 e4_reserved8 /* byte6 */; 2044*14b24e2bSVaishali Kulkarni __le16 rq_prod /* word1 */; 2045*14b24e2bSVaishali Kulkarni __le16 conn_dpi /* conn_dpi */; 2046*14b24e2bSVaishali Kulkarni __le32 num_invlidated_mw /* reg9 */; 2047*14b24e2bSVaishali Kulkarni __le16 irq_cons /* word3 */; 2048*14b24e2bSVaishali Kulkarni __le16 e4_reserved9 /* word4 */; 2049*14b24e2bSVaishali Kulkarni }; 2050*14b24e2bSVaishali Kulkarni 2051*14b24e2bSVaishali Kulkarni 2052*14b24e2bSVaishali Kulkarni struct e5_ustorm_roce_req_conn_ag_ctx 2053*14b24e2bSVaishali Kulkarni { 2054*14b24e2bSVaishali Kulkarni u8 byte0 /* cdu_validation */; 2055*14b24e2bSVaishali Kulkarni u8 byte1 /* state_and_core_id */; 2056*14b24e2bSVaishali Kulkarni u8 flags0; 2057*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_REQ_CONN_AG_CTX_BIT0_MASK 0x1 /* exist_in_qm0 */ 2058*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_REQ_CONN_AG_CTX_BIT0_SHIFT 0 2059*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_REQ_CONN_AG_CTX_BIT1_MASK 0x1 /* exist_in_qm1 */ 2060*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_REQ_CONN_AG_CTX_BIT1_SHIFT 1 2061*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_REQ_CONN_AG_CTX_CF0_MASK 0x3 /* timer0cf */ 2062*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_REQ_CONN_AG_CTX_CF0_SHIFT 2 2063*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_REQ_CONN_AG_CTX_CF1_MASK 0x3 /* timer1cf */ 2064*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_REQ_CONN_AG_CTX_CF1_SHIFT 4 2065*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_REQ_CONN_AG_CTX_CF2_MASK 0x3 /* timer2cf */ 2066*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_REQ_CONN_AG_CTX_CF2_SHIFT 6 2067*14b24e2bSVaishali Kulkarni u8 flags1; 2068*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_REQ_CONN_AG_CTX_CF3_MASK 0x3 /* timer_stop_all */ 2069*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_REQ_CONN_AG_CTX_CF3_SHIFT 0 2070*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_REQ_CONN_AG_CTX_CF4_MASK 0x3 /* cf4 */ 2071*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_REQ_CONN_AG_CTX_CF4_SHIFT 2 2072*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_REQ_CONN_AG_CTX_CF5_MASK 0x3 /* cf5 */ 2073*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_REQ_CONN_AG_CTX_CF5_SHIFT 4 2074*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_REQ_CONN_AG_CTX_CF6_MASK 0x3 /* cf6 */ 2075*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_REQ_CONN_AG_CTX_CF6_SHIFT 6 2076*14b24e2bSVaishali Kulkarni u8 flags2; 2077*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_REQ_CONN_AG_CTX_CF0EN_MASK 0x1 /* cf0en */ 2078*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_REQ_CONN_AG_CTX_CF0EN_SHIFT 0 2079*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_REQ_CONN_AG_CTX_CF1EN_MASK 0x1 /* cf1en */ 2080*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_REQ_CONN_AG_CTX_CF1EN_SHIFT 1 2081*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_REQ_CONN_AG_CTX_CF2EN_MASK 0x1 /* cf2en */ 2082*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_REQ_CONN_AG_CTX_CF2EN_SHIFT 2 2083*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_REQ_CONN_AG_CTX_CF3EN_MASK 0x1 /* cf3en */ 2084*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_REQ_CONN_AG_CTX_CF3EN_SHIFT 3 2085*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_REQ_CONN_AG_CTX_CF4EN_MASK 0x1 /* cf4en */ 2086*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_REQ_CONN_AG_CTX_CF4EN_SHIFT 4 2087*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_REQ_CONN_AG_CTX_CF5EN_MASK 0x1 /* cf5en */ 2088*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_REQ_CONN_AG_CTX_CF5EN_SHIFT 5 2089*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_REQ_CONN_AG_CTX_CF6EN_MASK 0x1 /* cf6en */ 2090*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_REQ_CONN_AG_CTX_CF6EN_SHIFT 6 2091*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_REQ_CONN_AG_CTX_RULE0EN_MASK 0x1 /* rule0en */ 2092*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_REQ_CONN_AG_CTX_RULE0EN_SHIFT 7 2093*14b24e2bSVaishali Kulkarni u8 flags3; 2094*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_REQ_CONN_AG_CTX_RULE1EN_MASK 0x1 /* rule1en */ 2095*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_REQ_CONN_AG_CTX_RULE1EN_SHIFT 0 2096*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_REQ_CONN_AG_CTX_RULE2EN_MASK 0x1 /* rule2en */ 2097*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_REQ_CONN_AG_CTX_RULE2EN_SHIFT 1 2098*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_REQ_CONN_AG_CTX_RULE3EN_MASK 0x1 /* rule3en */ 2099*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_REQ_CONN_AG_CTX_RULE3EN_SHIFT 2 2100*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_REQ_CONN_AG_CTX_RULE4EN_MASK 0x1 /* rule4en */ 2101*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_REQ_CONN_AG_CTX_RULE4EN_SHIFT 3 2102*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_REQ_CONN_AG_CTX_RULE5EN_MASK 0x1 /* rule5en */ 2103*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_REQ_CONN_AG_CTX_RULE5EN_SHIFT 4 2104*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_REQ_CONN_AG_CTX_RULE6EN_MASK 0x1 /* rule6en */ 2105*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_REQ_CONN_AG_CTX_RULE6EN_SHIFT 5 2106*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_REQ_CONN_AG_CTX_RULE7EN_MASK 0x1 /* rule7en */ 2107*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_REQ_CONN_AG_CTX_RULE7EN_SHIFT 6 2108*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_REQ_CONN_AG_CTX_RULE8EN_MASK 0x1 /* rule8en */ 2109*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_REQ_CONN_AG_CTX_RULE8EN_SHIFT 7 2110*14b24e2bSVaishali Kulkarni u8 flags4; 2111*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_REQ_CONN_AG_CTX_E4_RESERVED1_MASK 0x1 /* bit2 */ 2112*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_REQ_CONN_AG_CTX_E4_RESERVED1_SHIFT 0 2113*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_REQ_CONN_AG_CTX_E4_RESERVED2_MASK 0x1 /* bit3 */ 2114*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_REQ_CONN_AG_CTX_E4_RESERVED2_SHIFT 1 2115*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_REQ_CONN_AG_CTX_E4_RESERVED3_MASK 0x3 /* cf7 */ 2116*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_REQ_CONN_AG_CTX_E4_RESERVED3_SHIFT 2 2117*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_REQ_CONN_AG_CTX_E4_RESERVED4_MASK 0x3 /* cf8 */ 2118*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_REQ_CONN_AG_CTX_E4_RESERVED4_SHIFT 4 2119*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_REQ_CONN_AG_CTX_E4_RESERVED5_MASK 0x1 /* cf7en */ 2120*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_REQ_CONN_AG_CTX_E4_RESERVED5_SHIFT 6 2121*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_REQ_CONN_AG_CTX_E4_RESERVED6_MASK 0x1 /* cf8en */ 2122*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_REQ_CONN_AG_CTX_E4_RESERVED6_SHIFT 7 2123*14b24e2bSVaishali Kulkarni u8 byte2 /* byte2 */; 2124*14b24e2bSVaishali Kulkarni __le16 word0 /* conn_dpi */; 2125*14b24e2bSVaishali Kulkarni __le16 word1 /* word1 */; 2126*14b24e2bSVaishali Kulkarni __le32 reg0 /* reg0 */; 2127*14b24e2bSVaishali Kulkarni __le32 reg1 /* reg1 */; 2128*14b24e2bSVaishali Kulkarni __le32 reg2 /* reg2 */; 2129*14b24e2bSVaishali Kulkarni __le32 reg3 /* reg3 */; 2130*14b24e2bSVaishali Kulkarni __le16 word2 /* word2 */; 2131*14b24e2bSVaishali Kulkarni __le16 word3 /* word3 */; 2132*14b24e2bSVaishali Kulkarni }; 2133*14b24e2bSVaishali Kulkarni 2134*14b24e2bSVaishali Kulkarni 2135*14b24e2bSVaishali Kulkarni struct e5_ustorm_roce_resp_conn_ag_ctx 2136*14b24e2bSVaishali Kulkarni { 2137*14b24e2bSVaishali Kulkarni u8 byte0 /* cdu_validation */; 2138*14b24e2bSVaishali Kulkarni u8 byte1 /* state_and_core_id */; 2139*14b24e2bSVaishali Kulkarni u8 flags0; 2140*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_RESP_CONN_AG_CTX_BIT0_MASK 0x1 /* exist_in_qm0 */ 2141*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_RESP_CONN_AG_CTX_BIT0_SHIFT 0 2142*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_RESP_CONN_AG_CTX_BIT1_MASK 0x1 /* exist_in_qm1 */ 2143*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_RESP_CONN_AG_CTX_BIT1_SHIFT 1 2144*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_RESP_CONN_AG_CTX_CF0_MASK 0x3 /* timer0cf */ 2145*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_RESP_CONN_AG_CTX_CF0_SHIFT 2 2146*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_RESP_CONN_AG_CTX_CF1_MASK 0x3 /* timer1cf */ 2147*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_RESP_CONN_AG_CTX_CF1_SHIFT 4 2148*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_RESP_CONN_AG_CTX_CF2_MASK 0x3 /* timer2cf */ 2149*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_RESP_CONN_AG_CTX_CF2_SHIFT 6 2150*14b24e2bSVaishali Kulkarni u8 flags1; 2151*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_RESP_CONN_AG_CTX_CF3_MASK 0x3 /* timer_stop_all */ 2152*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_RESP_CONN_AG_CTX_CF3_SHIFT 0 2153*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_RESP_CONN_AG_CTX_CF4_MASK 0x3 /* cf4 */ 2154*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_RESP_CONN_AG_CTX_CF4_SHIFT 2 2155*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_RESP_CONN_AG_CTX_CF5_MASK 0x3 /* cf5 */ 2156*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_RESP_CONN_AG_CTX_CF5_SHIFT 4 2157*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_RESP_CONN_AG_CTX_CF6_MASK 0x3 /* cf6 */ 2158*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_RESP_CONN_AG_CTX_CF6_SHIFT 6 2159*14b24e2bSVaishali Kulkarni u8 flags2; 2160*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_RESP_CONN_AG_CTX_CF0EN_MASK 0x1 /* cf0en */ 2161*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_RESP_CONN_AG_CTX_CF0EN_SHIFT 0 2162*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_RESP_CONN_AG_CTX_CF1EN_MASK 0x1 /* cf1en */ 2163*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_RESP_CONN_AG_CTX_CF1EN_SHIFT 1 2164*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_RESP_CONN_AG_CTX_CF2EN_MASK 0x1 /* cf2en */ 2165*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_RESP_CONN_AG_CTX_CF2EN_SHIFT 2 2166*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_RESP_CONN_AG_CTX_CF3EN_MASK 0x1 /* cf3en */ 2167*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_RESP_CONN_AG_CTX_CF3EN_SHIFT 3 2168*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_RESP_CONN_AG_CTX_CF4EN_MASK 0x1 /* cf4en */ 2169*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_RESP_CONN_AG_CTX_CF4EN_SHIFT 4 2170*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_RESP_CONN_AG_CTX_CF5EN_MASK 0x1 /* cf5en */ 2171*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_RESP_CONN_AG_CTX_CF5EN_SHIFT 5 2172*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_RESP_CONN_AG_CTX_CF6EN_MASK 0x1 /* cf6en */ 2173*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_RESP_CONN_AG_CTX_CF6EN_SHIFT 6 2174*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_RESP_CONN_AG_CTX_RULE0EN_MASK 0x1 /* rule0en */ 2175*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_RESP_CONN_AG_CTX_RULE0EN_SHIFT 7 2176*14b24e2bSVaishali Kulkarni u8 flags3; 2177*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_RESP_CONN_AG_CTX_RULE1EN_MASK 0x1 /* rule1en */ 2178*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_RESP_CONN_AG_CTX_RULE1EN_SHIFT 0 2179*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_RESP_CONN_AG_CTX_RULE2EN_MASK 0x1 /* rule2en */ 2180*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_RESP_CONN_AG_CTX_RULE2EN_SHIFT 1 2181*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_RESP_CONN_AG_CTX_RULE3EN_MASK 0x1 /* rule3en */ 2182*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_RESP_CONN_AG_CTX_RULE3EN_SHIFT 2 2183*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_RESP_CONN_AG_CTX_RULE4EN_MASK 0x1 /* rule4en */ 2184*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_RESP_CONN_AG_CTX_RULE4EN_SHIFT 3 2185*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_RESP_CONN_AG_CTX_RULE5EN_MASK 0x1 /* rule5en */ 2186*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_RESP_CONN_AG_CTX_RULE5EN_SHIFT 4 2187*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_RESP_CONN_AG_CTX_RULE6EN_MASK 0x1 /* rule6en */ 2188*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_RESP_CONN_AG_CTX_RULE6EN_SHIFT 5 2189*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_RESP_CONN_AG_CTX_RULE7EN_MASK 0x1 /* rule7en */ 2190*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_RESP_CONN_AG_CTX_RULE7EN_SHIFT 6 2191*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_RESP_CONN_AG_CTX_RULE8EN_MASK 0x1 /* rule8en */ 2192*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_RESP_CONN_AG_CTX_RULE8EN_SHIFT 7 2193*14b24e2bSVaishali Kulkarni u8 flags4; 2194*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_RESP_CONN_AG_CTX_E4_RESERVED1_MASK 0x1 /* bit2 */ 2195*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_RESP_CONN_AG_CTX_E4_RESERVED1_SHIFT 0 2196*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_RESP_CONN_AG_CTX_E4_RESERVED2_MASK 0x1 /* bit3 */ 2197*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_RESP_CONN_AG_CTX_E4_RESERVED2_SHIFT 1 2198*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_RESP_CONN_AG_CTX_E4_RESERVED3_MASK 0x3 /* cf7 */ 2199*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_RESP_CONN_AG_CTX_E4_RESERVED3_SHIFT 2 2200*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_RESP_CONN_AG_CTX_E4_RESERVED4_MASK 0x3 /* cf8 */ 2201*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_RESP_CONN_AG_CTX_E4_RESERVED4_SHIFT 4 2202*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_RESP_CONN_AG_CTX_E4_RESERVED5_MASK 0x1 /* cf7en */ 2203*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_RESP_CONN_AG_CTX_E4_RESERVED5_SHIFT 6 2204*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_RESP_CONN_AG_CTX_E4_RESERVED6_MASK 0x1 /* cf8en */ 2205*14b24e2bSVaishali Kulkarni #define E5_USTORM_ROCE_RESP_CONN_AG_CTX_E4_RESERVED6_SHIFT 7 2206*14b24e2bSVaishali Kulkarni u8 byte2 /* byte2 */; 2207*14b24e2bSVaishali Kulkarni __le16 word0 /* conn_dpi */; 2208*14b24e2bSVaishali Kulkarni __le16 word1 /* word1 */; 2209*14b24e2bSVaishali Kulkarni __le32 reg0 /* reg0 */; 2210*14b24e2bSVaishali Kulkarni __le32 reg1 /* reg1 */; 2211*14b24e2bSVaishali Kulkarni __le32 reg2 /* reg2 */; 2212*14b24e2bSVaishali Kulkarni __le32 reg3 /* reg3 */; 2213*14b24e2bSVaishali Kulkarni __le16 word2 /* word2 */; 2214*14b24e2bSVaishali Kulkarni __le16 word3 /* word3 */; 2215*14b24e2bSVaishali Kulkarni }; 2216*14b24e2bSVaishali Kulkarni 2217*14b24e2bSVaishali Kulkarni 2218*14b24e2bSVaishali Kulkarni struct e5_xstorm_roce_req_conn_ag_ctx 2219*14b24e2bSVaishali Kulkarni { 2220*14b24e2bSVaishali Kulkarni u8 reserved0 /* cdu_validation */; 2221*14b24e2bSVaishali Kulkarni u8 state_and_core_id /* state_and_core_id */; 2222*14b24e2bSVaishali Kulkarni u8 flags0; 2223*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_EXIST_IN_QM0_MASK 0x1 /* exist_in_qm0 */ 2224*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_EXIST_IN_QM0_SHIFT 0 2225*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_RESERVED1_MASK 0x1 /* exist_in_qm1 */ 2226*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_RESERVED1_SHIFT 1 2227*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_RESERVED2_MASK 0x1 /* exist_in_qm2 */ 2228*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_RESERVED2_SHIFT 2 2229*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_EXIST_IN_QM3_MASK 0x1 /* exist_in_qm3 */ 2230*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_EXIST_IN_QM3_SHIFT 3 2231*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_RESERVED3_MASK 0x1 /* bit4 */ 2232*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_RESERVED3_SHIFT 4 2233*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_RESERVED4_MASK 0x1 /* cf_array_active */ 2234*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_RESERVED4_SHIFT 5 2235*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_RESERVED5_MASK 0x1 /* bit6 */ 2236*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_RESERVED5_SHIFT 6 2237*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_RESERVED6_MASK 0x1 /* bit7 */ 2238*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_RESERVED6_SHIFT 7 2239*14b24e2bSVaishali Kulkarni u8 flags1; 2240*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_RESERVED7_MASK 0x1 /* bit8 */ 2241*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_RESERVED7_SHIFT 0 2242*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_RESERVED8_MASK 0x1 /* bit9 */ 2243*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_RESERVED8_SHIFT 1 2244*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_BIT10_MASK 0x1 /* bit10 */ 2245*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_BIT10_SHIFT 2 2246*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_BIT11_MASK 0x1 /* bit11 */ 2247*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_BIT11_SHIFT 3 2248*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_BIT12_MASK 0x1 /* bit12 */ 2249*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_BIT12_SHIFT 4 2250*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_BIT13_MASK 0x1 /* bit13 */ 2251*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_BIT13_SHIFT 5 2252*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_ERROR_STATE_MASK 0x1 /* bit14 */ 2253*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_ERROR_STATE_SHIFT 6 2254*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_YSTORM_FLUSH_MASK 0x1 /* bit15 */ 2255*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_YSTORM_FLUSH_SHIFT 7 2256*14b24e2bSVaishali Kulkarni u8 flags2; 2257*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_CF0_MASK 0x3 /* timer0cf */ 2258*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_CF0_SHIFT 0 2259*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_CF1_MASK 0x3 /* timer1cf */ 2260*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_CF1_SHIFT 2 2261*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_CF2_MASK 0x3 /* timer2cf */ 2262*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_CF2_SHIFT 4 2263*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_CF3_MASK 0x3 /* timer_stop_all */ 2264*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_CF3_SHIFT 6 2265*14b24e2bSVaishali Kulkarni u8 flags3; 2266*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_SQ_FLUSH_CF_MASK 0x3 /* cf4 */ 2267*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_SQ_FLUSH_CF_SHIFT 0 2268*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_RX_ERROR_CF_MASK 0x3 /* cf5 */ 2269*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_RX_ERROR_CF_SHIFT 2 2270*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_SND_RXMIT_CF_MASK 0x3 /* cf6 */ 2271*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_SND_RXMIT_CF_SHIFT 4 2272*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_FLUSH_Q0_CF_MASK 0x3 /* cf7 */ 2273*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_FLUSH_Q0_CF_SHIFT 6 2274*14b24e2bSVaishali Kulkarni u8 flags4; 2275*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_CF8_MASK 0x3 /* cf8 */ 2276*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_CF8_SHIFT 0 2277*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_CF9_MASK 0x3 /* cf9 */ 2278*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_CF9_SHIFT 2 2279*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_CF10_MASK 0x3 /* cf10 */ 2280*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_CF10_SHIFT 4 2281*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_CF11_MASK 0x3 /* cf11 */ 2282*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_CF11_SHIFT 6 2283*14b24e2bSVaishali Kulkarni u8 flags5; 2284*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_CF12_MASK 0x3 /* cf12 */ 2285*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_CF12_SHIFT 0 2286*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_CF13_MASK 0x3 /* cf13 */ 2287*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_CF13_SHIFT 2 2288*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_FMR_ENDED_CF_MASK 0x3 /* cf14 */ 2289*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_FMR_ENDED_CF_SHIFT 4 2290*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_CF15_MASK 0x3 /* cf15 */ 2291*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_CF15_SHIFT 6 2292*14b24e2bSVaishali Kulkarni u8 flags6; 2293*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_CF16_MASK 0x3 /* cf16 */ 2294*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_CF16_SHIFT 0 2295*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_CF17_MASK 0x3 /* cf_array_cf */ 2296*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_CF17_SHIFT 2 2297*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_CF18_MASK 0x3 /* cf18 */ 2298*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_CF18_SHIFT 4 2299*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_CF19_MASK 0x3 /* cf19 */ 2300*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_CF19_SHIFT 6 2301*14b24e2bSVaishali Kulkarni u8 flags7; 2302*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_CF20_MASK 0x3 /* cf20 */ 2303*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_CF20_SHIFT 0 2304*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_CF21_MASK 0x3 /* cf21 */ 2305*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_CF21_SHIFT 2 2306*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_SLOW_PATH_MASK 0x3 /* cf22 */ 2307*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_SLOW_PATH_SHIFT 4 2308*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_CF0EN_MASK 0x1 /* cf0en */ 2309*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_CF0EN_SHIFT 6 2310*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_CF1EN_MASK 0x1 /* cf1en */ 2311*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_CF1EN_SHIFT 7 2312*14b24e2bSVaishali Kulkarni u8 flags8; 2313*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_CF2EN_MASK 0x1 /* cf2en */ 2314*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_CF2EN_SHIFT 0 2315*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_CF3EN_MASK 0x1 /* cf3en */ 2316*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_CF3EN_SHIFT 1 2317*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_SQ_FLUSH_CF_EN_MASK 0x1 /* cf4en */ 2318*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_SQ_FLUSH_CF_EN_SHIFT 2 2319*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_RX_ERROR_CF_EN_MASK 0x1 /* cf5en */ 2320*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_RX_ERROR_CF_EN_SHIFT 3 2321*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_SND_RXMIT_CF_EN_MASK 0x1 /* cf6en */ 2322*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_SND_RXMIT_CF_EN_SHIFT 4 2323*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_FLUSH_Q0_CF_EN_MASK 0x1 /* cf7en */ 2324*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_FLUSH_Q0_CF_EN_SHIFT 5 2325*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_CF8EN_MASK 0x1 /* cf8en */ 2326*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_CF8EN_SHIFT 6 2327*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_CF9EN_MASK 0x1 /* cf9en */ 2328*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_CF9EN_SHIFT 7 2329*14b24e2bSVaishali Kulkarni u8 flags9; 2330*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_CF10EN_MASK 0x1 /* cf10en */ 2331*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_CF10EN_SHIFT 0 2332*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_CF11EN_MASK 0x1 /* cf11en */ 2333*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_CF11EN_SHIFT 1 2334*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_CF12EN_MASK 0x1 /* cf12en */ 2335*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_CF12EN_SHIFT 2 2336*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_CF13EN_MASK 0x1 /* cf13en */ 2337*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_CF13EN_SHIFT 3 2338*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_FME_ENDED_CF_EN_MASK 0x1 /* cf14en */ 2339*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_FME_ENDED_CF_EN_SHIFT 4 2340*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_CF15EN_MASK 0x1 /* cf15en */ 2341*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_CF15EN_SHIFT 5 2342*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_CF16EN_MASK 0x1 /* cf16en */ 2343*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_CF16EN_SHIFT 6 2344*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_CF17EN_MASK 0x1 /* cf_array_cf_en */ 2345*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_CF17EN_SHIFT 7 2346*14b24e2bSVaishali Kulkarni u8 flags10; 2347*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_CF18EN_MASK 0x1 /* cf18en */ 2348*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_CF18EN_SHIFT 0 2349*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_CF19EN_MASK 0x1 /* cf19en */ 2350*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_CF19EN_SHIFT 1 2351*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_CF20EN_MASK 0x1 /* cf20en */ 2352*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_CF20EN_SHIFT 2 2353*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_CF21EN_MASK 0x1 /* cf21en */ 2354*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_CF21EN_SHIFT 3 2355*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_SLOW_PATH_EN_MASK 0x1 /* cf22en */ 2356*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_SLOW_PATH_EN_SHIFT 4 2357*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_CF23EN_MASK 0x1 /* cf23en */ 2358*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_CF23EN_SHIFT 5 2359*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_RULE0EN_MASK 0x1 /* rule0en */ 2360*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_RULE0EN_SHIFT 6 2361*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_RULE1EN_MASK 0x1 /* rule1en */ 2362*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_RULE1EN_SHIFT 7 2363*14b24e2bSVaishali Kulkarni u8 flags11; 2364*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_RULE2EN_MASK 0x1 /* rule2en */ 2365*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_RULE2EN_SHIFT 0 2366*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_RULE3EN_MASK 0x1 /* rule3en */ 2367*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_RULE3EN_SHIFT 1 2368*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_RULE4EN_MASK 0x1 /* rule4en */ 2369*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_RULE4EN_SHIFT 2 2370*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_RULE5EN_MASK 0x1 /* rule5en */ 2371*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_RULE5EN_SHIFT 3 2372*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_RULE6EN_MASK 0x1 /* rule6en */ 2373*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_RULE6EN_SHIFT 4 2374*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_E2E_CREDIT_RULE_EN_MASK 0x1 /* rule7en */ 2375*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_E2E_CREDIT_RULE_EN_SHIFT 5 2376*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_A0_RESERVED1_MASK 0x1 /* rule8en */ 2377*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_A0_RESERVED1_SHIFT 6 2378*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_RULE9EN_MASK 0x1 /* rule9en */ 2379*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_RULE9EN_SHIFT 7 2380*14b24e2bSVaishali Kulkarni u8 flags12; 2381*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_SQ_PROD_EN_MASK 0x1 /* rule10en */ 2382*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_SQ_PROD_EN_SHIFT 0 2383*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_RULE11EN_MASK 0x1 /* rule11en */ 2384*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_RULE11EN_SHIFT 1 2385*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_A0_RESERVED2_MASK 0x1 /* rule12en */ 2386*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_A0_RESERVED2_SHIFT 2 2387*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_A0_RESERVED3_MASK 0x1 /* rule13en */ 2388*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_A0_RESERVED3_SHIFT 3 2389*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_INV_FENCE_RULE_EN_MASK 0x1 /* rule14en */ 2390*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_INV_FENCE_RULE_EN_SHIFT 4 2391*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_RULE15EN_MASK 0x1 /* rule15en */ 2392*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_RULE15EN_SHIFT 5 2393*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_ORQ_FENCE_RULE_EN_MASK 0x1 /* rule16en */ 2394*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_ORQ_FENCE_RULE_EN_SHIFT 6 2395*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_MAX_ORD_RULE_EN_MASK 0x1 /* rule17en */ 2396*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_MAX_ORD_RULE_EN_SHIFT 7 2397*14b24e2bSVaishali Kulkarni u8 flags13; 2398*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_RULE18EN_MASK 0x1 /* rule18en */ 2399*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_RULE18EN_SHIFT 0 2400*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_RULE19EN_MASK 0x1 /* rule19en */ 2401*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_RULE19EN_SHIFT 1 2402*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_A0_RESERVED4_MASK 0x1 /* rule20en */ 2403*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_A0_RESERVED4_SHIFT 2 2404*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_A0_RESERVED5_MASK 0x1 /* rule21en */ 2405*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_A0_RESERVED5_SHIFT 3 2406*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_A0_RESERVED6_MASK 0x1 /* rule22en */ 2407*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_A0_RESERVED6_SHIFT 4 2408*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_A0_RESERVED7_MASK 0x1 /* rule23en */ 2409*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_A0_RESERVED7_SHIFT 5 2410*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_A0_RESERVED8_MASK 0x1 /* rule24en */ 2411*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_A0_RESERVED8_SHIFT 6 2412*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_A0_RESERVED9_MASK 0x1 /* rule25en */ 2413*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_A0_RESERVED9_SHIFT 7 2414*14b24e2bSVaishali Kulkarni u8 flags14; 2415*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_MIGRATION_FLAG_MASK 0x1 /* bit16 */ 2416*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_MIGRATION_FLAG_SHIFT 0 2417*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_BIT17_MASK 0x1 /* bit17 */ 2418*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_BIT17_SHIFT 1 2419*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_DPM_PORT_NUM_MASK 0x3 /* bit18 */ 2420*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_DPM_PORT_NUM_SHIFT 2 2421*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_RESERVED_MASK 0x1 /* bit20 */ 2422*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_RESERVED_SHIFT 4 2423*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_ROCE_EDPM_ENABLE_MASK 0x1 /* bit21 */ 2424*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_ROCE_EDPM_ENABLE_SHIFT 5 2425*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_CF23_MASK 0x3 /* cf23 */ 2426*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_REQ_CONN_AG_CTX_CF23_SHIFT 6 2427*14b24e2bSVaishali Kulkarni u8 byte2 /* byte2 */; 2428*14b24e2bSVaishali Kulkarni __le16 physical_q0 /* physical_q0 */; 2429*14b24e2bSVaishali Kulkarni __le16 word1 /* physical_q1 */; 2430*14b24e2bSVaishali Kulkarni __le16 sq_cmp_cons /* physical_q2 */; 2431*14b24e2bSVaishali Kulkarni __le16 sq_cons /* word3 */; 2432*14b24e2bSVaishali Kulkarni __le16 sq_prod /* word4 */; 2433*14b24e2bSVaishali Kulkarni __le16 word5 /* word5 */; 2434*14b24e2bSVaishali Kulkarni __le16 conn_dpi /* conn_dpi */; 2435*14b24e2bSVaishali Kulkarni u8 byte3 /* byte3 */; 2436*14b24e2bSVaishali Kulkarni u8 byte4 /* byte4 */; 2437*14b24e2bSVaishali Kulkarni u8 byte5 /* byte5 */; 2438*14b24e2bSVaishali Kulkarni u8 byte6 /* byte6 */; 2439*14b24e2bSVaishali Kulkarni __le32 lsn /* reg0 */; 2440*14b24e2bSVaishali Kulkarni __le32 ssn /* reg1 */; 2441*14b24e2bSVaishali Kulkarni __le32 snd_una_psn /* reg2 */; 2442*14b24e2bSVaishali Kulkarni __le32 snd_nxt_psn /* reg3 */; 2443*14b24e2bSVaishali Kulkarni __le32 reg4 /* reg4 */; 2444*14b24e2bSVaishali Kulkarni __le32 orq_cons_th /* cf_array0 */; 2445*14b24e2bSVaishali Kulkarni __le32 orq_cons /* cf_array1 */; 2446*14b24e2bSVaishali Kulkarni }; 2447*14b24e2bSVaishali Kulkarni 2448*14b24e2bSVaishali Kulkarni 2449*14b24e2bSVaishali Kulkarni struct e5_xstorm_roce_resp_conn_ag_ctx 2450*14b24e2bSVaishali Kulkarni { 2451*14b24e2bSVaishali Kulkarni u8 reserved0 /* cdu_validation */; 2452*14b24e2bSVaishali Kulkarni u8 state_and_core_id /* state_and_core_id */; 2453*14b24e2bSVaishali Kulkarni u8 flags0; 2454*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_EXIST_IN_QM0_MASK 0x1 /* exist_in_qm0 */ 2455*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_EXIST_IN_QM0_SHIFT 0 2456*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_RESERVED1_MASK 0x1 /* exist_in_qm1 */ 2457*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_RESERVED1_SHIFT 1 2458*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_RESERVED2_MASK 0x1 /* exist_in_qm2 */ 2459*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_RESERVED2_SHIFT 2 2460*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_EXIST_IN_QM3_MASK 0x1 /* exist_in_qm3 */ 2461*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_EXIST_IN_QM3_SHIFT 3 2462*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_RESERVED3_MASK 0x1 /* bit4 */ 2463*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_RESERVED3_SHIFT 4 2464*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_RESERVED4_MASK 0x1 /* cf_array_active */ 2465*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_RESERVED4_SHIFT 5 2466*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_RESERVED5_MASK 0x1 /* bit6 */ 2467*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_RESERVED5_SHIFT 6 2468*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_RESERVED6_MASK 0x1 /* bit7 */ 2469*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_RESERVED6_SHIFT 7 2470*14b24e2bSVaishali Kulkarni u8 flags1; 2471*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_RESERVED7_MASK 0x1 /* bit8 */ 2472*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_RESERVED7_SHIFT 0 2473*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_RESERVED8_MASK 0x1 /* bit9 */ 2474*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_RESERVED8_SHIFT 1 2475*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_BIT10_MASK 0x1 /* bit10 */ 2476*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_BIT10_SHIFT 2 2477*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_BIT11_MASK 0x1 /* bit11 */ 2478*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_BIT11_SHIFT 3 2479*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_BIT12_MASK 0x1 /* bit12 */ 2480*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_BIT12_SHIFT 4 2481*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_BIT13_MASK 0x1 /* bit13 */ 2482*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_BIT13_SHIFT 5 2483*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_ERROR_STATE_MASK 0x1 /* bit14 */ 2484*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_ERROR_STATE_SHIFT 6 2485*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_YSTORM_FLUSH_MASK 0x1 /* bit15 */ 2486*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_YSTORM_FLUSH_SHIFT 7 2487*14b24e2bSVaishali Kulkarni u8 flags2; 2488*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_CF0_MASK 0x3 /* timer0cf */ 2489*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_CF0_SHIFT 0 2490*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_CF1_MASK 0x3 /* timer1cf */ 2491*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_CF1_SHIFT 2 2492*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_CF2_MASK 0x3 /* timer2cf */ 2493*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_CF2_SHIFT 4 2494*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_CF3_MASK 0x3 /* timer_stop_all */ 2495*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_CF3_SHIFT 6 2496*14b24e2bSVaishali Kulkarni u8 flags3; 2497*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_RXMIT_CF_MASK 0x3 /* cf4 */ 2498*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_RXMIT_CF_SHIFT 0 2499*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_RX_ERROR_CF_MASK 0x3 /* cf5 */ 2500*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_RX_ERROR_CF_SHIFT 2 2501*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_FORCE_ACK_CF_MASK 0x3 /* cf6 */ 2502*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_FORCE_ACK_CF_SHIFT 4 2503*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_FLUSH_Q0_CF_MASK 0x3 /* cf7 */ 2504*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_FLUSH_Q0_CF_SHIFT 6 2505*14b24e2bSVaishali Kulkarni u8 flags4; 2506*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_CF8_MASK 0x3 /* cf8 */ 2507*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_CF8_SHIFT 0 2508*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_CF9_MASK 0x3 /* cf9 */ 2509*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_CF9_SHIFT 2 2510*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_CF10_MASK 0x3 /* cf10 */ 2511*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_CF10_SHIFT 4 2512*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_CF11_MASK 0x3 /* cf11 */ 2513*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_CF11_SHIFT 6 2514*14b24e2bSVaishali Kulkarni u8 flags5; 2515*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_CF12_MASK 0x3 /* cf12 */ 2516*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_CF12_SHIFT 0 2517*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_CF13_MASK 0x3 /* cf13 */ 2518*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_CF13_SHIFT 2 2519*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_CF14_MASK 0x3 /* cf14 */ 2520*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_CF14_SHIFT 4 2521*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_CF15_MASK 0x3 /* cf15 */ 2522*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_CF15_SHIFT 6 2523*14b24e2bSVaishali Kulkarni u8 flags6; 2524*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_CF16_MASK 0x3 /* cf16 */ 2525*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_CF16_SHIFT 0 2526*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_CF17_MASK 0x3 /* cf_array_cf */ 2527*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_CF17_SHIFT 2 2528*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_CF18_MASK 0x3 /* cf18 */ 2529*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_CF18_SHIFT 4 2530*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_CF19_MASK 0x3 /* cf19 */ 2531*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_CF19_SHIFT 6 2532*14b24e2bSVaishali Kulkarni u8 flags7; 2533*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_CF20_MASK 0x3 /* cf20 */ 2534*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_CF20_SHIFT 0 2535*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_CF21_MASK 0x3 /* cf21 */ 2536*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_CF21_SHIFT 2 2537*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_SLOW_PATH_MASK 0x3 /* cf22 */ 2538*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_SLOW_PATH_SHIFT 4 2539*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_CF0EN_MASK 0x1 /* cf0en */ 2540*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_CF0EN_SHIFT 6 2541*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_CF1EN_MASK 0x1 /* cf1en */ 2542*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_CF1EN_SHIFT 7 2543*14b24e2bSVaishali Kulkarni u8 flags8; 2544*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_CF2EN_MASK 0x1 /* cf2en */ 2545*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_CF2EN_SHIFT 0 2546*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_CF3EN_MASK 0x1 /* cf3en */ 2547*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_CF3EN_SHIFT 1 2548*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_RXMIT_CF_EN_MASK 0x1 /* cf4en */ 2549*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_RXMIT_CF_EN_SHIFT 2 2550*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_RX_ERROR_CF_EN_MASK 0x1 /* cf5en */ 2551*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_RX_ERROR_CF_EN_SHIFT 3 2552*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_FORCE_ACK_CF_EN_MASK 0x1 /* cf6en */ 2553*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_FORCE_ACK_CF_EN_SHIFT 4 2554*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_FLUSH_Q0_CF_EN_MASK 0x1 /* cf7en */ 2555*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_FLUSH_Q0_CF_EN_SHIFT 5 2556*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_CF8EN_MASK 0x1 /* cf8en */ 2557*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_CF8EN_SHIFT 6 2558*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_CF9EN_MASK 0x1 /* cf9en */ 2559*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_CF9EN_SHIFT 7 2560*14b24e2bSVaishali Kulkarni u8 flags9; 2561*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_CF10EN_MASK 0x1 /* cf10en */ 2562*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_CF10EN_SHIFT 0 2563*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_CF11EN_MASK 0x1 /* cf11en */ 2564*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_CF11EN_SHIFT 1 2565*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_CF12EN_MASK 0x1 /* cf12en */ 2566*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_CF12EN_SHIFT 2 2567*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_CF13EN_MASK 0x1 /* cf13en */ 2568*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_CF13EN_SHIFT 3 2569*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_CF14EN_MASK 0x1 /* cf14en */ 2570*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_CF14EN_SHIFT 4 2571*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_CF15EN_MASK 0x1 /* cf15en */ 2572*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_CF15EN_SHIFT 5 2573*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_CF16EN_MASK 0x1 /* cf16en */ 2574*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_CF16EN_SHIFT 6 2575*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_CF17EN_MASK 0x1 /* cf_array_cf_en */ 2576*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_CF17EN_SHIFT 7 2577*14b24e2bSVaishali Kulkarni u8 flags10; 2578*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_CF18EN_MASK 0x1 /* cf18en */ 2579*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_CF18EN_SHIFT 0 2580*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_CF19EN_MASK 0x1 /* cf19en */ 2581*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_CF19EN_SHIFT 1 2582*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_CF20EN_MASK 0x1 /* cf20en */ 2583*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_CF20EN_SHIFT 2 2584*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_CF21EN_MASK 0x1 /* cf21en */ 2585*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_CF21EN_SHIFT 3 2586*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_SLOW_PATH_EN_MASK 0x1 /* cf22en */ 2587*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_SLOW_PATH_EN_SHIFT 4 2588*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_CF23EN_MASK 0x1 /* cf23en */ 2589*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_CF23EN_SHIFT 5 2590*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_RULE0EN_MASK 0x1 /* rule0en */ 2591*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_RULE0EN_SHIFT 6 2592*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_RULE1EN_MASK 0x1 /* rule1en */ 2593*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_RULE1EN_SHIFT 7 2594*14b24e2bSVaishali Kulkarni u8 flags11; 2595*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_RULE2EN_MASK 0x1 /* rule2en */ 2596*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_RULE2EN_SHIFT 0 2597*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_RULE3EN_MASK 0x1 /* rule3en */ 2598*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_RULE3EN_SHIFT 1 2599*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_RULE4EN_MASK 0x1 /* rule4en */ 2600*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_RULE4EN_SHIFT 2 2601*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_RULE5EN_MASK 0x1 /* rule5en */ 2602*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_RULE5EN_SHIFT 3 2603*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_RULE6EN_MASK 0x1 /* rule6en */ 2604*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_RULE6EN_SHIFT 4 2605*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_RULE7EN_MASK 0x1 /* rule7en */ 2606*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_RULE7EN_SHIFT 5 2607*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_A0_RESERVED1_MASK 0x1 /* rule8en */ 2608*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_A0_RESERVED1_SHIFT 6 2609*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_RULE9EN_MASK 0x1 /* rule9en */ 2610*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_RULE9EN_SHIFT 7 2611*14b24e2bSVaishali Kulkarni u8 flags12; 2612*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_RULE10EN_MASK 0x1 /* rule10en */ 2613*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_RULE10EN_SHIFT 0 2614*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_IRQ_PROD_RULE_EN_MASK 0x1 /* rule11en */ 2615*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_IRQ_PROD_RULE_EN_SHIFT 1 2616*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_A0_RESERVED2_MASK 0x1 /* rule12en */ 2617*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_A0_RESERVED2_SHIFT 2 2618*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_A0_RESERVED3_MASK 0x1 /* rule13en */ 2619*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_A0_RESERVED3_SHIFT 3 2620*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_RULE14EN_MASK 0x1 /* rule14en */ 2621*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_RULE14EN_SHIFT 4 2622*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_RULE15EN_MASK 0x1 /* rule15en */ 2623*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_RULE15EN_SHIFT 5 2624*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_RULE16EN_MASK 0x1 /* rule16en */ 2625*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_RULE16EN_SHIFT 6 2626*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_RULE17EN_MASK 0x1 /* rule17en */ 2627*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_RULE17EN_SHIFT 7 2628*14b24e2bSVaishali Kulkarni u8 flags13; 2629*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_RULE18EN_MASK 0x1 /* rule18en */ 2630*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_RULE18EN_SHIFT 0 2631*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_RULE19EN_MASK 0x1 /* rule19en */ 2632*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_RULE19EN_SHIFT 1 2633*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_A0_RESERVED4_MASK 0x1 /* rule20en */ 2634*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_A0_RESERVED4_SHIFT 2 2635*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_A0_RESERVED5_MASK 0x1 /* rule21en */ 2636*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_A0_RESERVED5_SHIFT 3 2637*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_A0_RESERVED6_MASK 0x1 /* rule22en */ 2638*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_A0_RESERVED6_SHIFT 4 2639*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_A0_RESERVED7_MASK 0x1 /* rule23en */ 2640*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_A0_RESERVED7_SHIFT 5 2641*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_A0_RESERVED8_MASK 0x1 /* rule24en */ 2642*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_A0_RESERVED8_SHIFT 6 2643*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_A0_RESERVED9_MASK 0x1 /* rule25en */ 2644*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_A0_RESERVED9_SHIFT 7 2645*14b24e2bSVaishali Kulkarni u8 flags14; 2646*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_BIT16_MASK 0x1 /* bit16 */ 2647*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_BIT16_SHIFT 0 2648*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_BIT17_MASK 0x1 /* bit17 */ 2649*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_BIT17_SHIFT 1 2650*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_BIT18_MASK 0x1 /* bit18 */ 2651*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_BIT18_SHIFT 2 2652*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_BIT19_MASK 0x1 /* bit19 */ 2653*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_BIT19_SHIFT 3 2654*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_BIT20_MASK 0x1 /* bit20 */ 2655*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_BIT20_SHIFT 4 2656*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_BIT21_MASK 0x1 /* bit21 */ 2657*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_BIT21_SHIFT 5 2658*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_CF23_MASK 0x3 /* cf23 */ 2659*14b24e2bSVaishali Kulkarni #define E5_XSTORM_ROCE_RESP_CONN_AG_CTX_CF23_SHIFT 6 2660*14b24e2bSVaishali Kulkarni u8 byte2 /* byte2 */; 2661*14b24e2bSVaishali Kulkarni __le16 physical_q0 /* physical_q0 */; 2662*14b24e2bSVaishali Kulkarni __le16 word1 /* physical_q1 */; 2663*14b24e2bSVaishali Kulkarni __le16 irq_prod /* physical_q2 */; 2664*14b24e2bSVaishali Kulkarni __le16 word3 /* word3 */; 2665*14b24e2bSVaishali Kulkarni __le16 word4 /* word4 */; 2666*14b24e2bSVaishali Kulkarni __le16 ack_cons /* word5 */; 2667*14b24e2bSVaishali Kulkarni __le16 irq_cons /* conn_dpi */; 2668*14b24e2bSVaishali Kulkarni u8 rxmit_opcode /* byte3 */; 2669*14b24e2bSVaishali Kulkarni u8 byte4 /* byte4 */; 2670*14b24e2bSVaishali Kulkarni u8 byte5 /* byte5 */; 2671*14b24e2bSVaishali Kulkarni u8 byte6 /* byte6 */; 2672*14b24e2bSVaishali Kulkarni __le32 rxmit_psn_and_id /* reg0 */; 2673*14b24e2bSVaishali Kulkarni __le32 rxmit_bytes_length /* reg1 */; 2674*14b24e2bSVaishali Kulkarni __le32 psn /* reg2 */; 2675*14b24e2bSVaishali Kulkarni __le32 reg3 /* reg3 */; 2676*14b24e2bSVaishali Kulkarni __le32 reg4 /* reg4 */; 2677*14b24e2bSVaishali Kulkarni __le32 reg5 /* cf_array0 */; 2678*14b24e2bSVaishali Kulkarni __le32 msn_and_syndrome /* cf_array1 */; 2679*14b24e2bSVaishali Kulkarni }; 2680*14b24e2bSVaishali Kulkarni 2681*14b24e2bSVaishali Kulkarni 2682*14b24e2bSVaishali Kulkarni struct e5_ystorm_roce_req_conn_ag_ctx 2683*14b24e2bSVaishali Kulkarni { 2684*14b24e2bSVaishali Kulkarni u8 byte0 /* cdu_validation */; 2685*14b24e2bSVaishali Kulkarni u8 byte1 /* state_and_core_id */; 2686*14b24e2bSVaishali Kulkarni u8 flags0; 2687*14b24e2bSVaishali Kulkarni #define E5_YSTORM_ROCE_REQ_CONN_AG_CTX_BIT0_MASK 0x1 /* exist_in_qm0 */ 2688*14b24e2bSVaishali Kulkarni #define E5_YSTORM_ROCE_REQ_CONN_AG_CTX_BIT0_SHIFT 0 2689*14b24e2bSVaishali Kulkarni #define E5_YSTORM_ROCE_REQ_CONN_AG_CTX_BIT1_MASK 0x1 /* exist_in_qm1 */ 2690*14b24e2bSVaishali Kulkarni #define E5_YSTORM_ROCE_REQ_CONN_AG_CTX_BIT1_SHIFT 1 2691*14b24e2bSVaishali Kulkarni #define E5_YSTORM_ROCE_REQ_CONN_AG_CTX_CF0_MASK 0x3 /* cf0 */ 2692*14b24e2bSVaishali Kulkarni #define E5_YSTORM_ROCE_REQ_CONN_AG_CTX_CF0_SHIFT 2 2693*14b24e2bSVaishali Kulkarni #define E5_YSTORM_ROCE_REQ_CONN_AG_CTX_CF1_MASK 0x3 /* cf1 */ 2694*14b24e2bSVaishali Kulkarni #define E5_YSTORM_ROCE_REQ_CONN_AG_CTX_CF1_SHIFT 4 2695*14b24e2bSVaishali Kulkarni #define E5_YSTORM_ROCE_REQ_CONN_AG_CTX_CF2_MASK 0x3 /* cf2 */ 2696*14b24e2bSVaishali Kulkarni #define E5_YSTORM_ROCE_REQ_CONN_AG_CTX_CF2_SHIFT 6 2697*14b24e2bSVaishali Kulkarni u8 flags1; 2698*14b24e2bSVaishali Kulkarni #define E5_YSTORM_ROCE_REQ_CONN_AG_CTX_CF0EN_MASK 0x1 /* cf0en */ 2699*14b24e2bSVaishali Kulkarni #define E5_YSTORM_ROCE_REQ_CONN_AG_CTX_CF0EN_SHIFT 0 2700*14b24e2bSVaishali Kulkarni #define E5_YSTORM_ROCE_REQ_CONN_AG_CTX_CF1EN_MASK 0x1 /* cf1en */ 2701*14b24e2bSVaishali Kulkarni #define E5_YSTORM_ROCE_REQ_CONN_AG_CTX_CF1EN_SHIFT 1 2702*14b24e2bSVaishali Kulkarni #define E5_YSTORM_ROCE_REQ_CONN_AG_CTX_CF2EN_MASK 0x1 /* cf2en */ 2703*14b24e2bSVaishali Kulkarni #define E5_YSTORM_ROCE_REQ_CONN_AG_CTX_CF2EN_SHIFT 2 2704*14b24e2bSVaishali Kulkarni #define E5_YSTORM_ROCE_REQ_CONN_AG_CTX_RULE0EN_MASK 0x1 /* rule0en */ 2705*14b24e2bSVaishali Kulkarni #define E5_YSTORM_ROCE_REQ_CONN_AG_CTX_RULE0EN_SHIFT 3 2706*14b24e2bSVaishali Kulkarni #define E5_YSTORM_ROCE_REQ_CONN_AG_CTX_RULE1EN_MASK 0x1 /* rule1en */ 2707*14b24e2bSVaishali Kulkarni #define E5_YSTORM_ROCE_REQ_CONN_AG_CTX_RULE1EN_SHIFT 4 2708*14b24e2bSVaishali Kulkarni #define E5_YSTORM_ROCE_REQ_CONN_AG_CTX_RULE2EN_MASK 0x1 /* rule2en */ 2709*14b24e2bSVaishali Kulkarni #define E5_YSTORM_ROCE_REQ_CONN_AG_CTX_RULE2EN_SHIFT 5 2710*14b24e2bSVaishali Kulkarni #define E5_YSTORM_ROCE_REQ_CONN_AG_CTX_RULE3EN_MASK 0x1 /* rule3en */ 2711*14b24e2bSVaishali Kulkarni #define E5_YSTORM_ROCE_REQ_CONN_AG_CTX_RULE3EN_SHIFT 6 2712*14b24e2bSVaishali Kulkarni #define E5_YSTORM_ROCE_REQ_CONN_AG_CTX_RULE4EN_MASK 0x1 /* rule4en */ 2713*14b24e2bSVaishali Kulkarni #define E5_YSTORM_ROCE_REQ_CONN_AG_CTX_RULE4EN_SHIFT 7 2714*14b24e2bSVaishali Kulkarni u8 byte2 /* byte2 */; 2715*14b24e2bSVaishali Kulkarni u8 byte3 /* byte3 */; 2716*14b24e2bSVaishali Kulkarni __le16 word0 /* word0 */; 2717*14b24e2bSVaishali Kulkarni __le32 reg0 /* reg0 */; 2718*14b24e2bSVaishali Kulkarni __le32 reg1 /* reg1 */; 2719*14b24e2bSVaishali Kulkarni __le16 word1 /* word1 */; 2720*14b24e2bSVaishali Kulkarni __le16 word2 /* word2 */; 2721*14b24e2bSVaishali Kulkarni __le16 word3 /* word3 */; 2722*14b24e2bSVaishali Kulkarni __le16 word4 /* word4 */; 2723*14b24e2bSVaishali Kulkarni __le32 reg2 /* reg2 */; 2724*14b24e2bSVaishali Kulkarni __le32 reg3 /* reg3 */; 2725*14b24e2bSVaishali Kulkarni }; 2726*14b24e2bSVaishali Kulkarni 2727*14b24e2bSVaishali Kulkarni 2728*14b24e2bSVaishali Kulkarni struct e5_ystorm_roce_resp_conn_ag_ctx 2729*14b24e2bSVaishali Kulkarni { 2730*14b24e2bSVaishali Kulkarni u8 byte0 /* cdu_validation */; 2731*14b24e2bSVaishali Kulkarni u8 byte1 /* state_and_core_id */; 2732*14b24e2bSVaishali Kulkarni u8 flags0; 2733*14b24e2bSVaishali Kulkarni #define E5_YSTORM_ROCE_RESP_CONN_AG_CTX_BIT0_MASK 0x1 /* exist_in_qm0 */ 2734*14b24e2bSVaishali Kulkarni #define E5_YSTORM_ROCE_RESP_CONN_AG_CTX_BIT0_SHIFT 0 2735*14b24e2bSVaishali Kulkarni #define E5_YSTORM_ROCE_RESP_CONN_AG_CTX_BIT1_MASK 0x1 /* exist_in_qm1 */ 2736*14b24e2bSVaishali Kulkarni #define E5_YSTORM_ROCE_RESP_CONN_AG_CTX_BIT1_SHIFT 1 2737*14b24e2bSVaishali Kulkarni #define E5_YSTORM_ROCE_RESP_CONN_AG_CTX_CF0_MASK 0x3 /* cf0 */ 2738*14b24e2bSVaishali Kulkarni #define E5_YSTORM_ROCE_RESP_CONN_AG_CTX_CF0_SHIFT 2 2739*14b24e2bSVaishali Kulkarni #define E5_YSTORM_ROCE_RESP_CONN_AG_CTX_CF1_MASK 0x3 /* cf1 */ 2740*14b24e2bSVaishali Kulkarni #define E5_YSTORM_ROCE_RESP_CONN_AG_CTX_CF1_SHIFT 4 2741*14b24e2bSVaishali Kulkarni #define E5_YSTORM_ROCE_RESP_CONN_AG_CTX_CF2_MASK 0x3 /* cf2 */ 2742*14b24e2bSVaishali Kulkarni #define E5_YSTORM_ROCE_RESP_CONN_AG_CTX_CF2_SHIFT 6 2743*14b24e2bSVaishali Kulkarni u8 flags1; 2744*14b24e2bSVaishali Kulkarni #define E5_YSTORM_ROCE_RESP_CONN_AG_CTX_CF0EN_MASK 0x1 /* cf0en */ 2745*14b24e2bSVaishali Kulkarni #define E5_YSTORM_ROCE_RESP_CONN_AG_CTX_CF0EN_SHIFT 0 2746*14b24e2bSVaishali Kulkarni #define E5_YSTORM_ROCE_RESP_CONN_AG_CTX_CF1EN_MASK 0x1 /* cf1en */ 2747*14b24e2bSVaishali Kulkarni #define E5_YSTORM_ROCE_RESP_CONN_AG_CTX_CF1EN_SHIFT 1 2748*14b24e2bSVaishali Kulkarni #define E5_YSTORM_ROCE_RESP_CONN_AG_CTX_CF2EN_MASK 0x1 /* cf2en */ 2749*14b24e2bSVaishali Kulkarni #define E5_YSTORM_ROCE_RESP_CONN_AG_CTX_CF2EN_SHIFT 2 2750*14b24e2bSVaishali Kulkarni #define E5_YSTORM_ROCE_RESP_CONN_AG_CTX_RULE0EN_MASK 0x1 /* rule0en */ 2751*14b24e2bSVaishali Kulkarni #define E5_YSTORM_ROCE_RESP_CONN_AG_CTX_RULE0EN_SHIFT 3 2752*14b24e2bSVaishali Kulkarni #define E5_YSTORM_ROCE_RESP_CONN_AG_CTX_RULE1EN_MASK 0x1 /* rule1en */ 2753*14b24e2bSVaishali Kulkarni #define E5_YSTORM_ROCE_RESP_CONN_AG_CTX_RULE1EN_SHIFT 4 2754*14b24e2bSVaishali Kulkarni #define E5_YSTORM_ROCE_RESP_CONN_AG_CTX_RULE2EN_MASK 0x1 /* rule2en */ 2755*14b24e2bSVaishali Kulkarni #define E5_YSTORM_ROCE_RESP_CONN_AG_CTX_RULE2EN_SHIFT 5 2756*14b24e2bSVaishali Kulkarni #define E5_YSTORM_ROCE_RESP_CONN_AG_CTX_RULE3EN_MASK 0x1 /* rule3en */ 2757*14b24e2bSVaishali Kulkarni #define E5_YSTORM_ROCE_RESP_CONN_AG_CTX_RULE3EN_SHIFT 6 2758*14b24e2bSVaishali Kulkarni #define E5_YSTORM_ROCE_RESP_CONN_AG_CTX_RULE4EN_MASK 0x1 /* rule4en */ 2759*14b24e2bSVaishali Kulkarni #define E5_YSTORM_ROCE_RESP_CONN_AG_CTX_RULE4EN_SHIFT 7 2760*14b24e2bSVaishali Kulkarni u8 byte2 /* byte2 */; 2761*14b24e2bSVaishali Kulkarni u8 byte3 /* byte3 */; 2762*14b24e2bSVaishali Kulkarni __le16 word0 /* word0 */; 2763*14b24e2bSVaishali Kulkarni __le32 reg0 /* reg0 */; 2764*14b24e2bSVaishali Kulkarni __le32 reg1 /* reg1 */; 2765*14b24e2bSVaishali Kulkarni __le16 word1 /* word1 */; 2766*14b24e2bSVaishali Kulkarni __le16 word2 /* word2 */; 2767*14b24e2bSVaishali Kulkarni __le16 word3 /* word3 */; 2768*14b24e2bSVaishali Kulkarni __le16 word4 /* word4 */; 2769*14b24e2bSVaishali Kulkarni __le32 reg2 /* reg2 */; 2770*14b24e2bSVaishali Kulkarni __le32 reg3 /* reg3 */; 2771*14b24e2bSVaishali Kulkarni }; 2772*14b24e2bSVaishali Kulkarni 2773*14b24e2bSVaishali Kulkarni 2774*14b24e2bSVaishali Kulkarni /* 2775*14b24e2bSVaishali Kulkarni * Roce doorbell data 2776*14b24e2bSVaishali Kulkarni */ 2777*14b24e2bSVaishali Kulkarni enum roce_flavor 2778*14b24e2bSVaishali Kulkarni { 2779*14b24e2bSVaishali Kulkarni PLAIN_ROCE /* RoCE v1 */, 2780*14b24e2bSVaishali Kulkarni RROCE_IPV4 /* RoCE v2 (Routable RoCE) over ipv4 */, 2781*14b24e2bSVaishali Kulkarni RROCE_IPV6 /* RoCE v2 (Routable RoCE) over ipv6 */, 2782*14b24e2bSVaishali Kulkarni MAX_ROCE_FLAVOR 2783*14b24e2bSVaishali Kulkarni }; 2784*14b24e2bSVaishali Kulkarni 2785*14b24e2bSVaishali Kulkarni #endif /* __ECORE_HSI_ROCE__ */ 2786