Searched refs:x2 (Results 1 - 25 of 1199) sorted by relevance

1234567891011>>

/illumos-gate/usr/src/cmd/fm/modules/common/fdd-msg/
H A Dfdd-msg.conf29 setprop NHMEX_fma_cap 0x2
33 setprop INTLN_fma_cap 0x2
/illumos-gate/usr/src/lib/libm/common/Q/
H A Dfmodl.c61 unsigned x1, x2, x3, y1, y2, y3, z1, z2, z3; local
65 x2 = __H2(x);
95 x1 = (x1 << 16) | (x2 >> 16);
96 x2 = (x2 << 16) | (x3 >> 16);
102 x1 = (x1 << 1) | (x2 >> 31);
103 x2 = (x2 << 1) | (x3 >> 31);
139 x1 = (x1 << 16) | (x2 >> 16);
140 x2
[all...]
/illumos-gate/usr/src/uts/common/io/e1000api/
H A De1000_82543.h41 #define PHY_OP_READ 0x2
43 #define PHY_TURNAROUND 0x2
47 #define TBI_SBP_ENABLED 0x2
/illumos-gate/usr/src/cmd/sgs/libcrle/common/
H A D_crle.h39 #define CRLE_AUD_DLDUMP 0x2 /* Audit - dldump(3x) objects */
/illumos-gate/usr/src/uts/sun4v/sys/
H A Dvldc.h45 #define VLDC_IOCTL_READ_COOKIE (VLDC_IOCTL | 0x2) /* read cookie */
50 #define VLDC_OP_SET 0x2 /* set specified value */
54 #define VLDC_OPT_STATUS 0x2 /* port status */
59 #define VLDC_PORT_OPEN 0x2 /* port is already open */
H A Dfault_iso.h39 #define FMA_CPU_REQ_ONLINE 0x2
54 #define FMA_CPU_STAT_ILLEGAL 0x2
65 #define FMA_MEM_REQ_RESURRECT 0x2
82 #define FMA_MEM_STAT_ILLEGAL 0x2
H A Ddr_cpu.h78 #define DR_CPU_RES_BLOCKED 0x2 /* operation was blocked */
87 #define DR_CPU_STAT_CONFIGURED 0x2 /* CPU configured */
/illumos-gate/usr/src/uts/i86pc/sys/
H A Dtsc.h24 #define TSC_RDTSC_MFENCE 0x2
H A Dcpu_idle.h47 #define BM_RLD 0x2
53 #define CPU_IDLE_CPR_CFG (0x2) /* In CPR */
/illumos-gate/usr/src/tools/smatch/src/validation/
H A Dsm_bitwise1.c7 __smatch_implied(x & 0x2);
/illumos-gate/usr/src/lib/libm/common/m9x/
H A Dremquol.c63 unsigned x1, x2, x3, y1, y2, y3, z1, z2, z3; local
67 x2 = __H2(x);
96 x1 = (x1 << 16) | (x2 >> 16);
97 x2 = (x2 << 16) | (x3 >> 16);
103 x1 = (x1 << 1) | (x2 >> 31);
104 x2 = (x2 << 1) | (x3 >> 31);
143 x1 = (x1 << 16) | (x2 >> 16);
144 x2
[all...]
/illumos-gate/usr/src/uts/sun4u/sys/i2c/clients/
H A Dpic16f819_reg.h44 #define PIC16F819_SW_AWARE_MODE 0x2
45 #define PIC16F819_FAN_FAULT_LATCHED 0x2
H A Dpca9556_impl.h49 #define PCA9556_MINORFLAG 0x2
55 #define PCA9556_POLARITY_REG 0x2
59 #define PCA9555_OUTPUT_REG 0x2
/illumos-gate/usr/src/lib/libbc/inc/include/sys/
H A Dmman.h42 #define PROT_WRITE 0x2 /* pages can be written */
89 #define MS_INVALIDATE 0x2 /* invalidate caches */
101 #define MCL_FUTURE 0x2 /* lock future mappings */
/illumos-gate/usr/src/lib/libbc/inc/include/
H A Dttyent.h27 #define TTY_SECURE 0x2 /* allow root to login */
/illumos-gate/usr/src/lib/libv12n/common/
H A Dlibv12n.h41 #define V12N_CAP_ENABLED 0x2 /* Virtualization enabled */
46 #define V12N_ROLE_IO 0x2 /* I/O domain */
/illumos-gate/usr/src/uts/common/sys/contract/
H A Ddevice.h44 #define CT_DEV_EV_DEGRADED 0x2 /* device is moving to degraded state */
52 #define CTDP_NONEG 0x2 /* the non-negotiable term */
/illumos-gate/usr/src/cmd/picl/plugins/sun4v/piclsbl/
H A Dpiclsbl.h69 #define PCP_SBL_DISABLE 0x2
80 #define PCP_SBL_ERROR 0x2
84 #define SBL_STATE_OFF 0x2
/illumos-gate/usr/src/uts/intel/sys/
H A Dpcie_acpi.h41 #define OSC_STATUS_FAILED 0x2 /* _OSC failure */
51 #define OSC_SUPPORT_ACT_PM 0x2 /* Active State PM supported */
58 #define OSC_CONTROL_SHPC_NAT_HP 0x2 /* SHPC Native Hot Plug control */
/illumos-gate/usr/src/test/util-tests/tests/dis/i386/
H A D32.pclmulqdq.s25 pclmulqdq $0x2, %xmm0, %xmm1
26 pclmulqdq $0x2, (%eax), %xmm2
27 pclmulqdq $0x2, 0x10(%ebx), %xmm3
H A D64.pclmulqdq.s25 pclmulqdq $0x2, %xmm0, %xmm1
26 pclmulqdq $0x2, (%rax), %xmm2
27 pclmulqdq $0x2, 0x10(%rbx), %xmm3
/illumos-gate/usr/src/cmd/mdb/common/mdb/
H A Dmdb_whatis.h108 #define WHATIS_IDSPACE 0x2 /* -i, only search identifiers */
152 #define WHATIS_REG_NO_ID 0x2 /* don't invoke for '-i' */
/illumos-gate/usr/src/uts/i86pc/cpu/amd_opteron/
H A Dao_mca_disp.h41 #define AO_MCA_PP_BIT_RES 0x2
46 #define AO_MCA_II_BIT_IO 0x2
/illumos-gate/usr/src/uts/common/sys/sysevent/
H A Ddr.h64 #define SE_HINT_REMOVE 0x2
88 #define SE_OUTGOING_RES 0x2
/illumos-gate/usr/src/uts/sun4v/io/px/
H A Dpx_err.h38 #define BLOCK_MMU 0x2
47 #define OP_DMA 0x2
53 #define OP_BYPASS 0x2
60 #define OP_MSI64 0x2
69 #define OP_DMA 0x2
76 #define PH_DATA 0x2
87 #define CND_UNMAP 0x2
111 #define DIR_WRITE 0x2

Completed in 367 milliseconds

1234567891011>>