Home
last modified time | relevance | path

Searched refs:mmio_emul (Results 1 – 4 of 4) sorted by relevance

/illumos-gate/usr/src/uts/intel/io/vmm/amd/
H A Dsvm.c707 vmexit->u.mmio_emul.gpa = gpa; in svm_handle_mmio_emul()
708 vmexit->u.mmio_emul.gla = VIE_INVALID_GLA; in svm_handle_mmio_emul()
714 vmexit->u.mmio_emul.cs_base = seg->base; in svm_handle_mmio_emul()
715 vmexit->u.mmio_emul.cs_d = 0; in svm_handle_mmio_emul()
720 vmexit->u.mmio_emul.cs_base = seg->base; in svm_handle_mmio_emul()
725 vmexit->u.mmio_emul.cs_d = (seg->attrib & VMCB_CS_ATTRIB_D) ? in svm_handle_mmio_emul()
729 vmexit->u.mmio_emul.cs_base = 0; in svm_handle_mmio_emul()
730 vmexit->u.mmio_emul.cs_d = 0; in svm_handle_mmio_emul()
/illumos-gate/usr/src/uts/intel/sys/
H A Dvmm.h331 } mmio_emul; member
/illumos-gate/usr/src/uts/intel/io/vmm/intel/
H A Dvmx.c1834 vmexit->u.mmio_emul.gpa = gpa; in vmexit_mmio_emul()
1835 vmexit->u.mmio_emul.gla = gla; in vmexit_mmio_emul()
1840 vmexit->u.mmio_emul.cs_base = vmcs_read(VMCS_GUEST_CS_BASE); in vmexit_mmio_emul()
1841 vmexit->u.mmio_emul.cs_d = 0; in vmexit_mmio_emul()
1845 vmexit->u.mmio_emul.cs_base = vmcs_read(VMCS_GUEST_CS_BASE); in vmexit_mmio_emul()
1847 vmexit->u.mmio_emul.cs_d = SEG_DESC_DEF32(csar); in vmexit_mmio_emul()
1850 vmexit->u.mmio_emul.cs_base = 0; in vmexit_mmio_emul()
1851 vmexit->u.mmio_emul.cs_d = 0; in vmexit_mmio_emul()
/illumos-gate/usr/src/uts/intel/io/vmm/
H A Dvmm.c1716 inst_addr = vme->rip + vme->u.mmio_emul.cs_base; in vm_handle_mmio_emul()
1717 cs_d = vme->u.mmio_emul.cs_d; in vm_handle_mmio_emul()
1741 if (vme->u.mmio_emul.gla != VIE_INVALID_GLA && in vm_handle_mmio_emul()
1742 vie_verify_gla(vie, vm, vcpuid, vme->u.mmio_emul.gla) != 0) { in vm_handle_mmio_emul()