Home
last modified time | relevance | path

Searched refs:l2_idx_out (Results 1 – 2 of 2) sorted by relevance

/illumos-gate/usr/src/uts/sun4u/io/
H A Dpanther_asm.S110 #define PN_ECACHE_FLUSH_LINE(physaddr, l2_idx_out, l3_idx_out, scr3, scr4) \ argument
111 set PN_L3_SET_SIZE, l2_idx_out; \
112 sub l2_idx_out, 1, l2_idx_out; \
113 and physaddr, l2_idx_out, l3_idx_out; \
114 set PN_L3_IDX_DISP_FLUSH, l2_idx_out; \
115 or l2_idx_out, l3_idx_out, l3_idx_out; \
116 set PN_L2_SET_SIZE, l2_idx_out; \
117 sub l2_idx_out, 1, l2_idx_out; \
118 and physaddr, l2_idx_out, l2_idx_out; \
120 or l2_idx_out, scr3, l2_idx_out; \
[all …]
/illumos-gate/usr/src/uts/sun4u/cpu/
H A Dus3_cheetahplus_asm.S131 #define PN_ECACHE_FLUSH_LINE(physaddr, l2_idx_out, l3_idx_out, scr3, scr4) \ argument
132 set PN_L3_SET_SIZE, l2_idx_out; \
133 sub l2_idx_out, 1, l2_idx_out; \
134 and physaddr, l2_idx_out, l3_idx_out; \
135 set PN_L3_IDX_DISP_FLUSH, l2_idx_out; \
136 or l2_idx_out, l3_idx_out, l3_idx_out; \
137 set PN_L2_SET_SIZE, l2_idx_out; \
138 sub l2_idx_out, 1, l2_idx_out; \
139 and physaddr, l2_idx_out, l2_idx_out; \
141 or l2_idx_out, scr3, l2_idx_out; \
[all …]