Home
last modified time | relevance | path

Searched refs:cache_line_size (Results 1 – 17 of 17) sorted by relevance

/illumos-gate/usr/src/uts/sun4u/sys/pci/
H A Ddb21554_ctrl.h62 uchar_t cache_line_size; member
97 uint8_t cache_line_size; member
/illumos-gate/usr/src/uts/sun4u/io/pci/
H A Dsimba.c232 uchar_t cache_line_size; member
940 statep->cache_line_size = in simba_save_config_regs()
1034 statep->cache_line_size); in simba_restore_config_regs()
H A Ddb21554.c975 dbp->cache_line_size = ddi_get8(dbp->conf_handle, (uint8_t *) in db_enable_io()
980 dbp->latency_timer, dbp->cache_line_size); in db_enable_io()
2352 dbp->cache_line_size); in db_initchild()
2359 "\nChild Device Cache Size %x\n", dbp->cache_line_size); in db_initchild()
2503 statep->cache_line_size = in db_save_config_regs()
2559 statep->cache_line_size); in db_restore_config_regs()
H A Dpci_pci.c214 uchar_t cache_line_size; member
/illumos-gate/usr/src/uts/common/io/xge/hal/include/
H A Dxgehal-regs.h1192 u8 cache_line_size; // 0x0c member
1259 u8 cache_line_size; // 0x0c member
1315 u8 cache_line_size; // 0x0c
/illumos-gate/usr/src/uts/common/io/cxgbe/common/
H A Dcommon.h810 unsigned int cache_line_size,
813 unsigned int cache_line_size);
H A Dt4_hw.c7663 unsigned int cache_line_size, in t4_fixup_host_params_compat() argument
7668 unsigned int stat_len = cache_line_size > 64 ? 128 : 64; in t4_fixup_host_params_compat()
7669 unsigned int fl_align = cache_line_size < 32 ? 32 : cache_line_size; in t4_fixup_host_params_compat()
7818 unsigned int cache_line_size) in t4_fixup_host_params() argument
7820 return t4_fixup_host_params_compat(adap, page_size, cache_line_size, in t4_fixup_host_params()
/illumos-gate/usr/src/uts/intel/io/pci/
H A Dpci_pci.c215 uchar_t cache_line_size; member
/illumos-gate/usr/src/uts/common/io/qede/579xx/drivers/ecore/
H A Decore_dev.c1332 u32 val, wr_mbs, cache_line_size; in ecore_init_cache_line_size() local
1352 cache_line_size = OSAL_MIN_T(u32, OSAL_CACHE_LINE_SIZE, wr_mbs); in ecore_init_cache_line_size()
1353 switch (cache_line_size) { in ecore_init_cache_line_size()
1369 cache_line_size); in ecore_init_cache_line_size()
/illumos-gate/usr/src/uts/common/io/fibre-channel/fca/qlge/
H A Dqlge_dbg.c654 qlge->pci_cfg.cache_line_size = (uint8_t) in ql_dump_pci_config()
731 qlge->pci_cfg.cache_line_size); in ql_dump_pci_config()
H A Dqlge.c6028 (knp++)->value.ui32 = qlge->pci_cfg.cache_line_size; in ql_kstats_get_pci_regs()
/illumos-gate/usr/src/uts/common/io/bnx/570x/driver/common/lmdev/
H A Dlm5706.h600 u8_t cache_line_size; member
H A Dbnx_lm_main.c617 pdev->hw_info.cache_line_size = (u8_t) val; in lm_get_dev_info()
/illumos-gate/usr/src/uts/common/sys/fibre-channel/fca/qlge/
H A Dqlge_hw.h1020 volatile uint8_t cache_line_size; member
/illumos-gate/usr/src/uts/common/io/xge/hal/xgehal/
H A Dxgehal-mgmtaux.c1190 pci_config.cache_line_size, "0x%02X"); in xge_hal_aux_pci_config_read()
/illumos-gate/usr/src/uts/common/io/bnxe/577xx/drivers/common/lm/include/
H A Dlm5710.h1613 u8_t cache_line_size; member
/illumos-gate/usr/src/uts/common/io/bnxe/577xx/drivers/common/lm/device/
H A Dlm_devinfo.c322 pdev->hw_info.cache_line_size = (u8_t) val; in lm_get_pcicfg_info()