Home
last modified time | relevance | path

Searched refs:_PCH_TRANS_HSYNC_B (Results 1 – 2 of 2) sorted by relevance

/gfx-drm/usr/src/uts/intel/io/i915/
H A Di915_ums.c211 dev_priv->regfile.saveTRANS_HSYNC_B = I915_READ(_PCH_TRANS_HSYNC_B); in i915_save_display_reg()
455 I915_WRITE(_PCH_TRANS_HSYNC_B, dev_priv->regfile.saveTRANS_HSYNC_B); in i915_restore_display_reg()
H A Di915_reg.h4178 #define _PCH_TRANS_HSYNC_B 0xe1008 macro
4186 #define PCH_TRANS_HSYNC(pipe) _PIPE(pipe, _PCH_TRANS_HSYNC_A, _PCH_TRANS_HSYNC_B)