Home
last modified time | relevance | path

Searched refs:REG_PIO_READ64 (Results 1 – 4 of 4) sorted by relevance

/illumos-gate/usr/src/uts/common/io/nxge/npi/
H A Dnpi_fflp.c194 REG_PIO_READ64(handle, offset, &value); in npi_fflp_vlan_tbl_dump()
820 REG_PIO_READ64(handle, data_reg, &hdr.value); in npi_fflp_fcram_entry_invalidate()
944 REG_PIO_READ64(handle, data_reg, data); in npi_fflp_fcram_subarea_read()
1022 REG_PIO_READ64(handle, offset, &sel.value); in npi_fflp_cfg_fcram_partition_enable()
1058 REG_PIO_READ64(handle, offset, &sel.value); in npi_fflp_cfg_fcram_partition_disable()
1278 REG_PIO_READ64(handle, offset, &err_log.value); in npi_fflp_fcram_get_pio_err_log()
1363 REG_PIO_READ64(handle, offset, &err_log.value); in npi_fflp_tcam_get_err_log()
1548 REG_PIO_READ64(handle, offset, &cfg.value); in npi_fflp_cfg_enet_vlan_table_assoc()
1655 REG_PIO_READ64(handle, offset, &cfg.value); in npi_fflp_cfg_enet_vlan_table_set_pri()
3016 REG_PIO_READ64(handle, offset, &p_err->value); in npi_fflp_fcram_error_get()
[all …]
/illumos-gate/usr/src/uts/common/io/hxge/
H A Dhpi_pfc.c417 REG_PIO_READ64(handle, offset, &logp->value); in hpi_pfc_get_vlan_parity_log()
658 REG_PIO_READ64(handle, offset, &logp->value); in hpi_pfc_get_tcam_parity_log()
683 REG_PIO_READ64(handle, offset, &tcp.value); in hpi_pfc_set_tcp_control_discard()
704 REG_PIO_READ64(handle, offset, &tcp.value); in hpi_pfc_set_tcp_control_fin()
724 REG_PIO_READ64(handle, offset, &tcp.value); in hpi_pfc_set_tcp_control_syn()
744 REG_PIO_READ64(handle, offset, &tcp.value); in hpi_pfc_set_tcp_control_rst()
764 REG_PIO_READ64(handle, offset, &tcp.value); in hpi_pfc_set_tcp_control_psh()
784 REG_PIO_READ64(handle, offset, &tcp.value); in hpi_pfc_set_tcp_control_ack()
868 REG_PIO_READ64(handle, offset, &logp->value); in hpi_pfc_get_drop_log()
906 REG_PIO_READ64(handle, offset, countp); in hpi_pfc_get_bad_csum_counter()
[all …]
H A Dhxge_pfc.h50 #define REG_PIO_READ64(handle, offset, val_p) \ macro
64 REG_PIO_READ64(handle, PFC_TCAM_CTRL, val_p)
76 REG_PIO_READ64(handle, PFC_TCAM_KEY0, val_p)
78 REG_PIO_READ64(handle, PFC_TCAM_KEY1, val_p)
80 REG_PIO_READ64(handle, PFC_TCAM_MASK0, val_p)
82 REG_PIO_READ64(handle, PFC_TCAM_MASK1, val_p)
/illumos-gate/usr/src/uts/common/sys/nxge/
H A Dnxge_fflp_hw.h1097 #define REG_PIO_READ64(handle, offset, val_p) \ macro
1105 REG_PIO_READ64(handle, FFLP_TCAM_CTL_REG, val_p)
1126 REG_PIO_READ64(handle, FFLP_TCAM_KEY_0_REG, val_p)
1128 REG_PIO_READ64(handle, FFLP_TCAM_KEY_1_REG, val_p)
1130 REG_PIO_READ64(handle, FFLP_TCAM_KEY_2_REG, val_p)
1132 REG_PIO_READ64(handle, FFLP_TCAM_KEY_3_REG, val_p)
1134 REG_PIO_READ64(handle, FFLP_TCAM_MASK_0_REG, val_p)
1136 REG_PIO_READ64(handle, FFLP_TCAM_MASK_1_REG, val_p)
1138 REG_PIO_READ64(handle, FFLP_TCAM_MASK_2_REG, val_p)
1140 REG_PIO_READ64(handle, FFLP_TCAM_MASK_3_REG, val_p)