Home
last modified time | relevance | path

Searched refs:PCI_CONF_BASE3 (Results 1 – 18 of 18) sorted by relevance

/illumos-gate/usr/src/uts/sun4u/sys/pci/
H A Ddb21554_config.h52 #define DB_PCONF_DS_MEM2 PCI_CONF_BASE3
57 #define DB_PCONF_US_MEM1 DB_PCONF_SEC_HDR_OFF+PCI_CONF_BASE3
63 #define DB_SCONF_US_MEM1 PCI_CONF_BASE3
66 #define DB_SCONF_DS_MEM2 DB_SCONF_PRI_HDR_OFF+PCI_CONF_BASE3
/illumos-gate/usr/src/uts/common/io/igb/
H A Digb_debug.c108 msix_bar = pci_config_get32(handle, PCI_CONF_BASE3); in pci_dump()
/illumos-gate/usr/src/uts/common/os/
H A Dsunpci.c424 chsp->chs_base3 = pci_config_get32(confhdl, PCI_CONF_BASE3);
778 pci_config_put32(confhdl, PCI_CONF_BASE3, chs_p->chs_base3);
/illumos-gate/usr/src/uts/common/io/ixgbe/
H A Dixgbe_debug.c233 msix_bar = pci_config_get32(handle, PCI_CONF_BASE3); in ixgbe_pci_dump()
/illumos-gate/usr/src/uts/common/io/e1000g/
H A De1000g_debug.c421 pciconfig_bar(Adapter, PCI_CONF_BASE3, "PCI_CONF_BASE3"); in pciconfig_dump()
/illumos-gate/usr/src/uts/common/sys/
H A Dpci.h57 #define PCI_CONF_BASE3 0x1c /* base register 3, 4 bytes */ macro
/illumos-gate/usr/src/uts/sun4/io/px/
H A Dpx_tools.c60 PCI_CONF_BASE3,
/illumos-gate/usr/src/uts/sun4u/io/pci/
H A Dpci_tools.c93 PCI_CONF_BASE3,
H A Ddb21554.c1056 (off_t)(p_offset + PCI_CONF_BASE3))) & ~DB_IO_BIT)); in db_enable_io()
1068 (off_t)(s_offset + PCI_CONF_BASE3))) & ~DB_IO_BIT)); in db_enable_io()
1636 ph->bar3 = pci_config_get32(config_handle, hdr_off + PCI_CONF_BASE3); in db_pci_get_header()
/illumos-gate/usr/src/uts/i86pc/io/pci/
H A Dpci_tools.c76 PCI_CONF_BASE3,
/illumos-gate/usr/src/uts/intel/io/hotplug/pcicfg/
H A Dpcicfg.c164 PCI_CONF_BASE3, PCI_CONF_BASE2, PCI_CONF_BASE3,
435 pci_config_get32(config_handle, PCI_CONF_BASE3)); in pcicfg_dump_device_config()
/illumos-gate/usr/src/cmd/pcitool/
H A Dpcitool.c278 { PCI_CONF_BASE3, 4, "BAR3", "Base Address Register 3 (@1C)" },
/illumos-gate/usr/src/uts/sun4/io/
H A Dpcicfg.c205 PCI_CONF_BASE3, PCI_CONF_BASE2, PCI_CONF_BASE3,
466 pci_config_get32(config_handle, PCI_CONF_BASE3)); in pcicfg_dump_device_config()
/illumos-gate/usr/src/uts/common/io/scsi/adapters/pmcs/
H A Dpmcs_fwlog.c757 pci_config_get32(pwp->pci_acc_handle, PCI_CONF_BASE3)); in pmcs_dump_pcie_conf()
/illumos-gate/usr/src/uts/common/io/fibre-channel/fca/qlge/
H A Dqlge_dbg.c673 pci_config_get32(qlge->pci_handle, PCI_CONF_BASE3); in ql_dump_pci_config()
/illumos-gate/usr/src/uts/common/io/cardbus/
H A Dcardbus_cfg.c4355 pci_config_get32(config_handle, PCI_CONF_BASE3));
/illumos-gate/usr/src/uts/common/io/comstar/port/qlt/
H A Dqlt.c487 w32h = PCICFG_RD32(qlt, PCI_CONF_BASE3); in qlt_attach()
586 w32 = PCICFG_RD32(qlt, PCI_CONF_BASE3); in qlt_attach()
622 w32l = PCICFG_RD32(qlt, PCI_CONF_BASE3); in qlt_attach()
/illumos-gate/usr/src/uts/common/io/fibre-channel/fca/qlc/
H A Dql_api.c16349 chs.chs_base3 = ql_pci_config_get32(ha, PCI_CONF_BASE3); in ql_save_config_regs()
16414 ql_pci_config_put32(ha, PCI_CONF_BASE3, chs_p->chs_base3); in ql_restore_config_regs()
19164 PCI_CONF_BASE3, ha->mbar_size) != DDI_SUCCESS) { in ql_multi_queue_support()