Home
last modified time | relevance | path

Searched refs:PCI_CONF_BASE0 (Results 1 – 25 of 25) sorted by relevance

/illumos-gate/usr/src/uts/sun4u/sys/pci/
H A Ddb21554_config.h49 #define DB_PCONF_MEM_CSR PCI_CONF_BASE0
60 #define DB_SCONF_MEM_CSR PCI_CONF_BASE0
/illumos-gate/usr/src/uts/common/io/igb/
H A Digb_debug.c99 pci_config_get32(handle, PCI_CONF_BASE0)); in pci_dump()
/illumos-gate/usr/src/uts/common/io/cardbus/
H A Dcardbus_cfg.c2712 PCI_CONF_BASE0, 0xffffffff); in cardbus_probe_children()
2715 PCI_CONF_BASE0); in cardbus_probe_children()
2733 PCI_CONF_BASE0) != PCICFG_SUCCESS) { in cardbus_probe_children()
2739 PCI_CONF_BASE0, request, in cardbus_probe_children()
2838 PCI_CONF_BASE0) != PCICFG_SUCCESS) { in cardbus_probe_children()
2950 i = PCI_CONF_BASE0; in cardbus_probe_children()
4350 pci_config_get32(config_handle, PCI_CONF_BASE0),
/illumos-gate/usr/src/uts/common/os/
H A Dsunpci.c421 chsp->chs_base0 = pci_config_get32(confhdl, PCI_CONF_BASE0);
775 pci_config_put32(confhdl, PCI_CONF_BASE0, chs_p->chs_base0);
/illumos-gate/usr/src/uts/common/io/ixgbe/
H A Dixgbe_debug.c224 pci_config_get32(handle, PCI_CONF_BASE0)); in ixgbe_pci_dump()
/illumos-gate/usr/src/uts/common/io/e1000g/
H A De1000g_debug.c418 pciconfig_bar(Adapter, PCI_CONF_BASE0, "PCI_CONF_BASE0"); in pciconfig_dump()
H A De1000g_main.c1218 ASSERT((bar_offset >= PCI_CONF_BASE0) && in e1000g_get_bar_info()
/illumos-gate/usr/src/uts/common/sys/
H A Dpci.h54 #define PCI_CONF_BASE0 0x10 /* base register 0, 4 bytes */ macro
/illumos-gate/usr/src/cmd/pcitool/
H A Dpcitool.c275 { PCI_CONF_BASE0, 4, "BAR0", "Base Address Register 0 (@10)" },
287 { PCI_CONF_BASE0, 4, "BAR0", "Base Address Register 0 (@10)" },
/illumos-gate/usr/src/uts/intel/io/vmm/io/
H A Dppt.c146 #define BAR_TO_IDX(bar) (((bar) - PCI_CONF_BASE0) / PCI_BAR_SZ_32)
148 (b) >= PCI_CONF_BASE0 && \
/illumos-gate/usr/src/uts/sun4u/io/pci/
H A Ddb21554.c1021 if ((offset == PCI_CONF_BASE0) && in db_enable_io()
1035 (off_t)(p_offset + PCI_CONF_BASE0))); in db_enable_io()
1040 (off_t)(p_offset + PCI_CONF_BASE0))); in db_enable_io()
1633 ph->bar0 = pci_config_get32(config_handle, hdr_off + PCI_CONF_BASE0); in db_pci_get_header()
H A Dpci_tools.c90 PCI_CONF_BASE0,
/illumos-gate/usr/src/uts/intel/io/hotplug/pcicfg/
H A Dpcicfg.c419 pci_config_get32(config_handle, PCI_CONF_BASE0)); in pcicfg_dump_common_config()
1913 offset = PCI_CONF_BASE0; in pcicfg_bridge_assign()
2070 offset = PCI_CONF_BASE0; in pcicfg_device_assign()
3590 i = PCI_CONF_BASE0; in pcicfg_populate_reg_props()
3672 i = PCI_CONF_BASE0; in pcicfg_populate_props_from_bar()
/illumos-gate/usr/src/uts/sun4/io/px/
H A Dpx_tools.c57 PCI_CONF_BASE0,
/illumos-gate/usr/src/uts/intel/io/pci/
H A Dpci_boot.c2922 end = PCI_CONF_BASE0 + max_basereg * sizeof (uint_t); in add_reg_props()
2923 for (bar = 0, offset = PCI_CONF_BASE0; offset < end; in add_reg_props()
3528 lobase = (*pci_getl_func)(bus, dev, fn, PCI_CONF_BASE0); in create_ioapic_node()
3535 hibase = (*pci_getl_func)(bus, dev, fn, PCI_CONF_BASE0 + 4); in create_ioapic_node()
/illumos-gate/usr/src/uts/i86pc/io/pci/
H A Dpci_tools.c73 PCI_CONF_BASE0,
/illumos-gate/usr/src/uts/sun4/io/
H A Dpcicfg.c450 pci_config_get32(config_handle, PCI_CONF_BASE0)); in pcicfg_dump_common_config()
1977 offset = PCI_CONF_BASE0; in pcicfg_bridge_assign()
4206 i = PCI_CONF_BASE0; in pcicfg_populate_reg_props()
4794 i = PCI_CONF_BASE0; in pcicfg_populate_props_from_bar()
6024 for (i = PCI_CONF_BASE0; i <= PCI_CONF_BASE5; ) { in pcicfg_fcode_assign_bars()
/illumos-gate/usr/src/uts/common/io/scsi/adapters/pvscsi/
H A Dpvscsi.c843 for (offset = PCI_CONF_BASE0; offset <= PCI_CONF_BASE5; offset += 4) { in pvscsi_setup_io()
/illumos-gate/usr/src/uts/common/io/scsi/adapters/pmcs/
H A Dpmcs_fwlog.c751 pci_config_get32(pwp->pci_acc_handle, PCI_CONF_BASE0)); in pmcs_dump_pcie_conf()
/illumos-gate/usr/src/uts/common/io/fibre-channel/fca/qlge/
H A Dqlge_dbg.c664 pci_config_get32(qlge->pci_handle, PCI_CONF_BASE0); in ql_dump_pci_config()
/illumos-gate/usr/src/uts/common/io/mega_sas/
H A Dmegaraid_sas.c460 instance->pci_handle, PCI_CONF_BASE0); in megasas_attach()
/illumos-gate/usr/src/uts/common/io/mr_sas/
H A Dmr_sas.c617 instance->pci_handle, PCI_CONF_BASE0); in mrsas_attach()
/illumos-gate/usr/src/uts/common/io/fibre-channel/fca/qlc/
H A Dql_api.c1047 size = ql_pci_config_get32(ha, PCI_CONF_BASE0) & BIT_0 ? in ql_attach()
16346 chs.chs_base0 = ql_pci_config_get32(ha, PCI_CONF_BASE0); in ql_save_config_regs()
16411 ql_pci_config_put32(ha, PCI_CONF_BASE0, chs_p->chs_base0); in ql_restore_config_regs()
H A Dql_xioctl.c1455 chip.IoAddr = ql_pci_config_get32(ha, PCI_CONF_BASE0); in ql_qry_chip()
/illumos-gate/usr/src/uts/common/io/aac/
H A Daac.c2203 pci_config_get32(pci_config_handle, PCI_CONF_BASE0); in aac_check_card_type()