Home
last modified time | relevance | path

Searched refs:DISP_ARB_CTL (Results 1 – 5 of 5) sorted by relevance

/gfx-drm/usr/src/uts/intel/io/i915/
H A Di915_ums.c112 dev_priv->regfile.saveDISP_ARB_CTL = I915_READ(DISP_ARB_CTL); in i915_save_display_reg()
337 I915_WRITE(DISP_ARB_CTL, dev_priv->regfile.saveDISP_ARB_CTL); in i915_restore_display_reg()
H A Dintel_pm.c1711 I915_WRITE(DISP_ARB_CTL, in ironlake_check_srwm()
1712 I915_READ(DISP_ARB_CTL) | DISP_FBC_WM_DIS); in ironlake_check_srwm()
1716 I915_WRITE(DISP_ARB_CTL, in ironlake_check_srwm()
1717 I915_READ(DISP_ARB_CTL) & ~DISP_FBC_WM_DIS); in ironlake_check_srwm()
2541 prev_enable_fbc_wm = !(I915_READ(DISP_ARB_CTL) & DISP_FBC_WM_DIS); in hsw_write_wm_values()
2586 val = I915_READ(DISP_ARB_CTL); in hsw_write_wm_values()
2591 I915_WRITE(DISP_ARB_CTL, val); in hsw_write_wm_values()
3963 I915_WRITE(DISP_ARB_CTL, in ironlake_init_clock_gating()
3964 (I915_READ(DISP_ARB_CTL) | in ironlake_init_clock_gating()
H A Di915_gem.c3477 I915_WRITE(DISP_ARB_CTL, I915_READ(DISP_ARB_CTL) | in i915_gem_init_swizzling()
H A Di915_reg.h3854 #define DISP_ARB_CTL 0x45000 macro
/gfx-drm/usr/src/cmd/mdb/i915/
H A Di915.c1996 ret = i915_read(dev_priv, (uintptr_t)DISP_ARB_CTL, &val); in i915_swizzle_info()