Home
last modified time | relevance | path

Searched refs:CHIP_REV (Results 1 – 14 of 14) sorted by relevance

/illumos-gate/usr/src/uts/common/io/bnx/570x/driver/common/lmdev/
H A Dbnx_hw_nvram.c181 if (CHIP_REV(pdev) == CHIP_REV_FPGA) cnt *= 10; in acquire_nvram_lock()
182 else if (CHIP_REV(pdev) == CHIP_REV_IKOS) cnt *= 100; in acquire_nvram_lock()
231 if (CHIP_REV(pdev) == CHIP_REV_FPGA) cnt *= 10; in release_nvram_lock()
278 if (CHIP_REV(pdev) == CHIP_REV_FPGA) cnt *= 10; in enable_nvram_write()
330 if (CHIP_REV(pdev) == CHIP_REV_FPGA) cnt *= 10; in disable_nvram_write()
436 if (CHIP_REV(pdev) == CHIP_REV_FPGA) cnt *= 10; in nvram_erase_page()
512 if (CHIP_REV(pdev) == CHIP_REV_FPGA) cnt *= 10; in nvram_read_dword()
605 if (CHIP_REV(pdev) == CHIP_REV_FPGA) cnt *= 10; in nvram_write_dword()
892 if(CHIP_REV(pdev) == CHIP_REV_FPGA) in lm_nvram_init()
897 else if(CHIP_REV(pdev) == CHIP_REV_IKOS) in lm_nvram_init()
[all …]
H A Dlm5706.h1373 if(CHIP_REV(_pdev) == CHIP_REV_IKOS) \
1383 if(CHIP_REV(_pdev) == CHIP_REV_IKOS) \
1393 if(CHIP_REV(_pdev) == CHIP_REV_IKOS) \
1457 if(CHIP_REV(_pdev) == CHIP_REV_IKOS) \
1481 if(CHIP_REV(_pdev) == CHIP_REV_IKOS) \
1524 if(CHIP_REV(_pdev) == CHIP_REV_IKOS) \
1534 if(CHIP_REV(_pdev) == CHIP_REV_IKOS) \
1544 if(CHIP_REV(_pdev) == CHIP_REV_IKOS) \
1641 if(CHIP_REV(_pdev) == CHIP_REV_IKOS) \
1658 if(CHIP_REV(_pdev) == CHIP_REV_IKOS) \
[all …]
H A Dbnx_hw_misc.c128 if (CHIP_REV(pdev) == CHIP_REV_IKOS) in lm_ctx_wr()
184 if(CHIP_REV(pdev) == CHIP_REV_IKOS) in lm_ctx_rd()
H A Dbnx_hw_reset.c1431 DbgBreakIf(CHIP_REV(pdev) != CHIP_REV_IKOS && in reduce_ftq_depth()
1432 CHIP_REV(pdev) != CHIP_REV_FPGA); in reduce_ftq_depth()
1719 if(CHIP_REV(pdev) == CHIP_REV_IKOS) in init_hc()
2036 if(CHIP_REV(pdev) == CHIP_REV_FPGA) in lm_reset_setup()
2050 if(CHIP_REV(pdev) == CHIP_REV_FPGA) in lm_reset_setup()
2339 if(CHIP_REV(pdev) == CHIP_REV_IKOS || CHIP_REV(pdev) == CHIP_REV_FPGA) in lm_reset_setup()
2498 if(CHIP_REV(pdev) == CHIP_REV_IKOS) in lm_reset_run()
2527 if(CHIP_REV(pdev) == CHIP_REV_IKOS) in lm_reset_run()
H A Dbnx_lm_main.c331 else if(CHIP_REV(pdev) == CHIP_REV_IKOS || in get_max_conns()
332 CHIP_REV(pdev) == CHIP_REV_FPGA) in get_max_conns()
345 else if(CHIP_REV(pdev) == CHIP_REV_IKOS || in get_max_conns()
346 CHIP_REV(pdev) == CHIP_REV_FPGA) in get_max_conns()
1082 if(CHIP_REV(pdev) == CHIP_REV_FPGA || CHIP_REV(pdev) == CHIP_REV_IKOS) in lm_get_dev_info()
1094 if(CHIP_REV(pdev) == CHIP_REV_FPGA || CHIP_REV(pdev) == CHIP_REV_IKOS) in lm_get_dev_info()
1108 (CHIP_REV(pdev)==CHIP_REV_FPGA || CHIP_REV(pdev)==CHIP_REV_IKOS)) in lm_get_dev_info()
1165 if(CHIP_REV(pdev) != CHIP_REV_IKOS) in lm_get_dev_info()
4026 if(CHIP_REV(pdev) == CHIP_REV_FPGA || CHIP_REV(pdev) == CHIP_REV_IKOS) in set_d3_power_state()
4121 if(CHIP_REV(pdev) != CHIP_REV_FPGA && in set_d3_power_state()
[all …]
H A Dbnx_hw_phy.c326 if(CHIP_REV(pdev) == CHIP_REV_FPGA) in init_utp()
656 if(CHIP_REV(pdev) != CHIP_REV_FPGA) in init_utp()
2011 if(CHIP_REV(pdev) == CHIP_REV_FPGA) in init_loopback_mac_link()
2326 if(CHIP_REV(pdev) == CHIP_REV_IKOS) in lm_init_phy()
2330 else if(CHIP_REV(pdev) == CHIP_REV_FPGA) in lm_init_phy()
2767 if(CHIP_REV(pdev) != CHIP_REV_FPGA) in get_copper_phy_link()
2988 if(CHIP_REV(pdev) == CHIP_REV_FPGA) in init_mac_link()
3993 if(CHIP_REV(pdev) == CHIP_REV_IKOS) in lm_get_medium()
3998 if(CHIP_REV(pdev) == CHIP_REV_FPGA) in lm_get_medium()
/illumos-gate/usr/src/uts/common/io/bnxe/577xx/drivers/common/lm/device/
H A Dlm_nvram.c162 if (CHIP_REV(pdev) == CHIP_REV_EMUL) cnt *= 100;
205 if (CHIP_REV(pdev) == CHIP_REV_EMUL) cnt *= 100;
H A Dlm_hw_init_reset.c2251 DbgMessage(pdev, INFORMi, "chipid is 0x%x, rev is 0x%x\n", CHIP_NUM(pdev), CHIP_REV(pdev)); in lm_init_get_modes_bitmap()
2264 chip_rev = CHIP_REV(pdev); in lm_init_get_modes_bitmap()
/illumos-gate/usr/src/uts/sun4u/sys/pci/
H A Dpci_var.h77 #define CHIP_REV(pci_p) (PCI_CHIP_ID(pci_p) & 0xFF) macro
/illumos-gate/usr/src/uts/common/io/bnxe/577xx/drivers/common/lm/include/
H A Dlm5710.h1689 #define CHIP_REV(_p) (((_p)->hw_info.chip_id) & CHIP_REV_MASK) macro
1696 #define CHIP_REV_IS_SLOW(_p) (CHIP_REV(_p) > CHIP_REV_ASIC_MAX)
1697 …#define CHIP_REV_IS_FPGA(_p) (CHIP_REV_IS_SLOW(_p) && (CHIP_REV(_p) & CHIP_REV_SIM_IS_FPGA))
1698 …#define CHIP_REV_IS_EMUL(_p) (CHIP_REV_IS_SLOW(_p) && !(CHIP_REV(_p)& CHIP_REV_SIM_IS_FPGA)…
1700 …#define CHIP_REV_SIM(_p) ((0xF - (CHIP_REV(_p)>>CHIP_REV_SHIFT))>>1)<<CHIP_REV_SHIFT //…
1702 …#define CHIP_IS_E3B0(_p) (CHIP_IS_E3(_p)&&( (CHIP_REV(_p) == CHIP_REV_Bx)||(CHIP_REV_SI…
1704 …#define CHIP_IS_E3A0(_p) (CHIP_IS_E3(_p)&&( (CHIP_REV(_p) == CHIP_REV_Ax)||(CHIP_REV_SI…
/illumos-gate/usr/src/uts/sun4u/sunfire/sys/
H A Dfhc.h187 #define CHIP_REV(c) ((c) >> 28) macro
/illumos-gate/usr/src/uts/sun4u/sunfire/io/
H A Dfhc.c2206 if ((CHIP_REV(ac_comp) >= 4) || (CHIP_REV(ac_comp) == 0)) { in calibrate_temp()
/illumos-gate/usr/src/uts/common/io/bnxe/577xx/common/
H A Dbnxe_clc.c89 #define CHIP_REV(_chip_id) ((_chip_id) & CHIP_REV_MASK) macro
94 (CHIP_REV(_chip_id) > 0x00005000)
97 (CHIP_REV(_chip_id) & 0x00001000))
100 !(CHIP_REV(_chip_id) & 0x00001000))
148 #define CHIP_REV_SIM(_p) (((0xF - (CHIP_REV(_p) >> CHIP_REV_SHIFT)) \
152 ((CHIP_REV(_p) == CHIP_REV_Bx) || \
156 ((CHIP_REV(_p) == CHIP_REV_Ax) || \
13195 if (CHIP_REV(chip_id) == CHIP_REV_Ax) in elink_populate_int_phy()
/illumos-gate/usr/src/uts/common/io/qede/579xx/drivers/ecore/
H A Decore_dev.c3841 MASK_FIELD(CHIP_REV, p_dev->chip_rev); in ecore_get_dev_info()