Searched refs:regs (Results 201 - 225 of 250) sorted by relevance

12345678910

/illumos-gate/usr/src/cmd/cxgbetool/
H A Dcudbg_view.c2394 dump_block_regs(const struct reg_info *reg_array, const u32 *regs, argument
2402 reg_val = regs[reg_array->addr / 4];
2424 dump_regs_table(const u32 *regs, const struct mod_regs *modtab, argument
2433 regs + modtab->offset, cudbg_poutbuf);
2445 dump_regs_t6(const u32 *regs, struct cudbg_buffer *cudbg_poutbuf) argument
2476 return dump_regs_table(regs, t6_mod,
2488 dump_regs_t5(const u32 *regs, struct cudbg_buffer *cudbg_poutbuf) argument
2520 return dump_regs_table(regs, t5_mod,
2535 u32 *regs; local
2541 regs
3531 dump_indirect_regs(const struct cudbg_reg_info *reg_array, u32 indirect_addr, const u32 *regs, struct cudbg_buffer *cudbg_poutbuf) argument
[all...]
/illumos-gate/usr/src/uts/common/io/sfe/
H A Dsfe_util.c5347 struct pci_phys_spec *regs; local
5359 regs = NULL;
5364 "reg", (void *)&regs, &len)) != DDI_PROP_SUCCESS) {
5372 ASSERT(regs != NULL && len > 0);
5377 "!%s%d: regs[%d]: %08x.%08x.%08x.%08x.%08x",
5379 regs[i].pci_phys_hi,
5380 regs[i].pci_phys_mid,
5381 regs[i].pci_phys_low,
5382 regs[i].pci_size_hi,
5383 regs[
[all...]
/illumos-gate/usr/src/uts/common/io/
H A Dpcic.c858 "regs\n",
912 "pcic%d: unable to map PCI regs\n",
963 "pcic%d: unable to map PCI regs\n",
1009 "PCI regs\n",
5883 pci_regspec_t *pci_avail_p, *regs; local
5981 (caddr_t)&regs, &rlen) == DDI_SUCCESS) {
5995 if ((PCI_REG_ADDR_G(regs[0].pci_phys_hi) ==
5997 regs[0].pci_size_low == 0x1000000) {
5998 ra.ra_addr_lo = regs[0].pci_phys_low;
5999 ra.ra_len = regs[
[all...]
/illumos-gate/usr/src/uts/sun4u/lw2plus/io/
H A Dlombus.c1882 int *regs; local
1910 DDI_PROP_DONTPASS, "reg", &regs, &nregs);
1918 rsp = (lombus_regspec_t *)regs;
1951 ddi_prop_free(regs);
/illumos-gate/usr/src/uts/common/sys/
H A Decppvar.h68 ddi_acc_handle_t c_handle; /* handle for conf regs */
71 struct config2_reg *c2_reg; /* 97317 2nd level conf regs */
163 struct ecpp_regs regs; /* control/status registers */ member in struct:ecppunit
/illumos-gate/usr/src/uts/sun4/os/
H A Dintr.c336 no_ivintr(struct regs *rp, int inum, int pil)
H A Dmlsetup.c122 mlsetup(struct regs *rp, kfpu_t *fp)
/illumos-gate/usr/src/lib/libdwarf/common/
H A Ddwarf_line.c60 _dwarf_set_line_table_regs_default_values(Dwarf_Line_Registers regs, argument
64 *regs = _dwarf_line_table_regs_default_values;
67 regs->lr_file = 0;
69 regs->lr_is_stmt = is_stmt;
/illumos-gate/usr/src/uts/sparc/fpu/
H A Dfpu_simulator.c538 struct regs *pregs, /* Pointer to PCB image of registers. */
626 struct regs *pregs, /* Pointer to PCB image of registers. */
/illumos-gate/usr/src/uts/i86xpv/os/
H A Devtchn.c1253 xen_callback_handler(struct regs *rp, trap_trace_rec_t *ttp)
1263 extern void dosoftint(struct regs *);
1424 * Set up the regs struct to
/illumos-gate/usr/src/lib/libdtrace/
H A DMakefile.com95 regs.d \
/illumos-gate/usr/src/uts/intel/io/scsi/adapters/pvscsi/
H A Dpvscsi.c1391 pci_regspec_t *regs; local
1395 DDI_PROP_DONTPASS, "reg", (int **)&regs,
1405 if (PCI_REG_REG_G(regs[rn].pci_phys_hi) == offset) {
1406 type = regs[rn].pci_phys_hi & PCI_ADDR_MASK;
1437 ddi_prop_free(regs);
/illumos-gate/usr/src/lib/libdisasm/common/
H A Ddis_sparc_fmt.c1934 const char **regs = NULL; local
1953 regs = fcc_names;
1955 regs = icc_names;
1956 if (regs[f->f3c.cc] == NULL)
1962 bprintf(dhp, "%s, ", regs[f->f3c.cc]);
/illumos-gate/usr/src/uts/common/io/vr/
H A Dvr.c569 pci_regspec_t *regs; local
575 0, "reg", (int **)&regs, &elem) != DDI_PROP_SUCCESS) {
597 ddi_prop_free(regs);
600 bcopy(&regs[n], &vrp->regset[n].reg, sizeof (pci_regspec_t));
602 ddi_prop_free(regs);
/illumos-gate/usr/src/uts/common/fs/nfs/
H A Dnfs_dlinet.c2145 myxdr_pmap(XDR *xdrs, struct pmap *regs) argument
2147 if (xdr_rpcprog(xdrs, &regs->pm_prog) &&
2148 xdr_rpcvers(xdrs, &regs->pm_vers) &&
2149 xdr_rpcprot(xdrs, &regs->pm_prot))
2150 return (xdr_rpcport(xdrs, &regs->pm_port));
/illumos-gate/usr/src/uts/common/io/cardbus/
H A Dcardbus.c916 pci_regspec_t *regs; local
1069 (caddr_t)&regs, &reglen) != DDI_SUCCESS)
1083 rn, regs[rn].pci_size_low);
1084 *(off_t *)result = regs[rn].pci_size_low;
1086 kmem_free(regs, reglen);
H A Dcardbus_cfg.c4506 uint32_t *regs = (uint32_t *)regspec; local
4512 i, regs[0], regs[1], regs[2], regs[3], regs[4]);
/illumos-gate/usr/src/cmd/bhyvectl/
H A Dbhyvectl.c714 u_int regs[4]; local
717 do_cpuid(0, regs);
718 ((u_int *)&cpu_vendor)[0] = regs[1];
719 ((u_int *)&cpu_vendor)[1] = regs[3];
720 ((u_int *)&cpu_vendor)[2] = regs[2];
/illumos-gate/usr/src/cmd/fs.d/ufs/fsdb/
H A Dfsdb.c181 } regs[NREG]; variable in typeref:struct:save_registers
1124 regs[c].sv_addr = addr;
1125 regs[c].sv_value = value;
1126 regs[c].sv_objsz = objsz;
1145 addr = regs[c].sv_addr;
1146 value = regs[c].sv_value;
1147 objsz = regs[c].sv_objsz;
/illumos-gate/usr/src/uts/common/pcmcia/sys/
H A Dcis_handlers.h168 #define CISTPL_CONFIG_MAX_CONFIG_REGS 128 /* max num config regs */
173 uint32_t regs[CISTPL_CONFIG_MAX_CONFIG_REGS]; /* reg offsets */ member in struct:cistpl_config_t
/illumos-gate/usr/src/uts/common/io/ath/
H A Dath_main.c1965 caddr_t regs; local
2044 &regs, 0, 0, &ath_reg_accattr, &asc->asc_io_handle);
2046 "regs map1 = %x err=%d\n", regs, err));
2053 ah = ath_hal_attach(device_id, asc, 0, regs, &status);
/illumos-gate/usr/src/uts/sun4/ml/
H A Dswtch.s318 ! Restore resuming thread's GSR reg and floating-point regs
347 ! Remove all possibility of using the fp regs as a "covert channel".
370 ! Restore resuming thread's GSR reg and floating-point regs
/illumos-gate/usr/src/uts/common/io/qede/579xx/drivers/ecore/
H A Decore_dbg_fw_funcs.c232 * Addresses are in bytes, sizes are in quad-regs.
2828 /* Fill reset regs values */
3528 * The lid_size argument is specified in quad-regs.
4056 /* Dump all regs */
4148 const union dbg_idle_chk_reg *regs; local
4152 regs = &((const union dbg_idle_chk_reg*)s_dbg_arrays[BIN_BUF_DBG_IDLE_CHK_REGS].ptr)[rule->reg_offset];
4153 cond_regs = &regs[0].cond_reg;
4154 info_regs = &regs[rule->num_cond_regs].info_reg;
4265 const union dbg_idle_chk_reg *regs; local
4271 regs
[all...]
/illumos-gate/usr/src/uts/sun4u/cpu/
H A Dus3_common.c1309 cpu_fast_ecc_error(struct regs *rp, ulong_t p_clo_flags)
1505 cpu_tl1_error(struct regs *rp, int panic)
1596 cpu_tl1_err_panic(struct regs *rp, ulong_t flags)
1630 cpu_disrupting_error(struct regs *rp, ulong_t p_clo_flags)
1738 cpu_deferred_error(struct regs *rp, ulong_t p_clo_flags)
2084 cpu_parity_error(struct regs *rp, uint_t flags, caddr_t tpc)
6951 fpras_chktrap(struct regs *rp)
/illumos-gate/usr/src/uts/common/io/bge/
H A Dbge_main2.c3609 caddr_t regs; local
3703 &regs, 0, 0, &bge_reg_accattr, &bgep->ape_handle);
3709 bgep->ape_regs = regs;
3821 &regs, 0, 0, &bge_reg_accattr, &bgep->io_handle);
3826 bgep->io_regs = regs;

Completed in 224 milliseconds

12345678910